DBT-RISE/DBT-RISE-TGC
Archived
9
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

Commit Graph

  • ef2a4df925 simplify spawn block handling eyck 2022-01-31 23:40:19 +01:00
  • 7578906310 adds coverage plugin alex 2022-01-31 21:38:18 +01:00
  • afe8905ac9 fix else-ambiguity in CoreDSL description eyck 2022-01-31 20:06:12 +01:00
  • ecc6091d1e cleans up source code to remove clang compiler warnings alex 2022-01-19 08:01:15 +01:00
  • 3563ba80d0 add spawn blocks eyck 2022-01-12 07:21:16 +01:00
  • 09955be90f update gitignore eyck 2021-12-05 08:41:29 +01:00
  • dd4c19a15c add option to configure number of irq eyck 2021-12-01 12:56:36 +01:00
  • 07d5af1dde fix stand-alone ISS compilation to include all generated cores eyck 2021-11-26 17:56:40 +01:00
  • 6f8595759e make tgc-sim include all available ISS eyck 2021-11-25 19:59:50 +01:00
  • 86da31033c correct size usage in pmp addr checks Maribel 2021-11-22 15:15:47 +01:00
  • 974d103381 fix pmpcfg register write Maribel 2021-11-22 10:49:29 +01:00
  • 309758b994 fix clic_cfg access scheme eyck 2021-11-17 07:59:02 +01:00
  • 965929d1eb remove descriptions eyck 2021-11-15 09:30:16 +01:00
  • d47375a70e fix ebreak CSR update eyck 2021-11-13 12:47:23 +01:00
  • d5fa47ef7f Merge branch 'develop' eyck 2021-11-11 19:34:21 +01:00
  • d31b4ef5a8 fix MISA val eyck 2021-11-11 12:58:57 +01:00
  • 7452c5df43 add TGC_D_XRB_NN definition eyck 2021-11-11 12:16:35 +01:00
  • 43d7b99905 revert pmp check implementation eyck 2021-11-11 09:58:19 +01:00
  • f90c48e881 adapt to changed define names eyck 2021-11-11 08:33:35 +01:00
  • 2d7973520b fix mip handling eyck 2021-11-09 19:47:34 +01:00
  • fd98ad95f6 rework PMP check and fix MISA for TGC_D eyck 2021-11-09 15:55:22 +01:00
  • bfa8166223 fix wrong template class name eyck 2021-11-08 10:44:33 +01:00
  • c42e336509 fix proper debug mode handling (#267 & #268) eyck 2021-11-07 17:48:44 +01:00
  • 49d09a05d7 fix access rights to debug CSR register (#268) eyck 2021-11-07 16:45:10 +01:00
  • 459794b863 add proper handling of store access fault (hart_mu_p) eyck 2021-11-06 13:29:11 +01:00
  • 039746112b fix exception behavior eyck 2021-11-02 15:10:20 +01:00
  • ac6d7ea5d4 add debug feature to platform eyck 2021-11-02 11:13:29 +01:00
  • a89f00da19 fix plugins parameter utilization stas 2021-11-02 11:03:17 +01:00
  • ff04ee7807 get rid of the Boost::thread linking stas 2021-11-02 10:24:34 +01:00
  • 8b6e3abd23 fix hard-code arch in templates eyck 2021-10-30 13:37:17 +02:00
  • 1616f0ac90 remove deprecated functions eyck 2021-10-30 12:57:08 +02:00
  • a20f39e847 update core definitions to include Zicsr and Zifencei (#276) eyck 2021-10-30 12:56:31 +02:00
  • 334d3fb296 adapt to SCC changes eyck 2021-10-17 12:25:13 +02:00
  • eb2ca33e5a remove unused sources eyck 2021-10-12 15:17:56 +02:00
  • 0ea4cba1ca add dynamic plugin loading eyck 2021-10-12 14:24:55 +02:00
  • 1d13c8196e fix wrong PGMASK usage eyck 2021-10-11 10:40:01 +02:00
  • ee6e1d4092 Merge remote-tracking branch 'origin/msvc_compat' into develop eyck 2021-10-11 09:42:40 +02:00
  • c8679fca85 remove MSVC warning msvc_compat eyck 2021-10-10 19:56:33 +02:00
  • f0ada1ba8c add MSVC 16 compatibility eyck 2021-10-10 19:06:41 +02:00
  • b17682e50e fix YAML template eyck 2021-10-01 23:49:04 +02:00
  • 5866acf565 update .gitignore eyck 2021-10-01 13:06:10 +02:00
  • 6acf73a40f add template to generate instruction YAML eyck 2021-10-01 13:05:36 +02:00
  • 2f15d9676e fix unaligned instr fetch behavior eyck 2021-09-30 19:27:46 +02:00
  • d78fcc48e5 use marchid in platform eyck 2021-09-30 19:27:03 +02:00
  • 4186723d37 add marchid setting to CoreDSL description eyck 2021-09-30 19:26:21 +02:00
  • 17ee7b138d update generated TGC-C VM eyck 2021-09-29 00:44:17 +02:00
  • aa84a27a5b fix JALR alignment in description eyck 2021-09-29 00:43:42 +02:00
  • 438e598a4a remove clutter from core descriptions, added instr alignment setting eyck 2021-09-29 00:03:11 +02:00
  • 174259155d add support for non-compressed ISA eyck 2021-09-23 21:09:36 +02:00
  • ba9339a50d fix MPP reset value, PMP inactive in U-mode handling and MRET in U-mode eyck 2021-09-21 16:52:40 +02:00
  • 65b4db5eca remove mcounteren in M-mode only platform eyck 2021-09-18 11:40:00 +02:00
  • 0fd82f1f3c add tgc_d_xrb_mac to SC and C++ ISS eyck 2021-09-04 13:04:34 +02:00
  • a3084456fd rework core definitions eyck 2021-09-04 12:46:56 +02:00
  • 09b01af3fa fix find_package use and debug access alignment check eyck 2021-08-26 22:10:27 +02:00
  • 9c8b72693e correct trap ids of access faults eyck 2021-08-20 09:02:56 +02:00
  • c409e7b7ca adapt to fixed handling of SystemCPackage eyck 2021-08-19 13:38:29 +02:00
  • 2f05083cf0 fix elf loader and pmp check for debug accesses eyck 2021-08-19 10:49:33 +02:00
  • e934049dd4 fix inconsistency due to PA adaptation eyck 2021-08-16 17:55:14 +02:00
  • 94f796ebdb add install target and PA compatibility Eyck Jentzsch 2021-08-16 16:59:23 +02:00
  • 836ba269e3 fix clic reset values eyck 2021-08-16 15:05:05 +02:00
  • c8681096be update vm_tgfs_c to match CoreDSL eyck 2021-08-14 10:57:36 +02:00
  • adeffe47ad fix behavior of riscv_hart_mu_p to match TGC_D eyck 2021-08-12 20:34:10 +02:00
  • d95846a849 fix trap handling if illegal fetch (PMP) and U-mode CSRs eyck 2021-08-01 17:23:22 +02:00
  • af887c286f fix for #2 eyck 2021-07-28 09:09:08 +02:00
  • 4ddf50162c make library naming consistent eyck 2021-07-27 15:55:08 +02:00
  • da819d8890 fix SystemC lib handling in build system eyck 2021-07-27 12:25:31 +02:00
  • 5ef5d57d30 Merge branch 'tmp' into develop eyck 2021-07-27 10:49:35 +02:00
  • d7bddd825c add clic CSRs eyck 2021-07-27 10:47:48 +02:00
  • 15f46a87db adapt core_complex to use scv-tr (scc commit id a3cde47) eyck 2021-07-27 09:38:05 +02:00
  • fc1ae4d57d update build system eyck 2021-07-26 12:03:40 +02:00
  • d0f3a120fd fix naming in MU wrapper eyck 2021-07-19 16:26:23 +02:00
  • c592a26346 fix mepc mask eyck 2021-07-09 13:01:22 +02:00
  • e68918c2e8 fix instruction decode eyck 2021-07-09 07:37:12 +02:00
  • 473f8a5a17 fix privilege behavior eyck 2021-07-07 11:30:00 +02:00
  • 2f4b5bd9b2 fix detailed behavior of TGC_C eyck 2021-07-06 21:19:36 +02:00
  • 23b9741adf refine and fix TGC_C iss to becoem compliant eyck 2021-06-29 11:51:19 +02:00
  • 5d8da08ce5 fix linker issue eyck 2021-06-26 14:30:36 +02:00
  • a249aea703 getting rid of the error: reference to 'wait' is ambiguous stas 2021-06-25 13:35:42 +02:00
  • e432dd8208 fix handling of exceptions while accessing address spaces eyck 2021-06-07 22:22:36 +02:00
  • 8c385647dd remove redundant code from checked in generated sources eyck 2021-05-26 23:06:31 +02:00
  • aaceecd5dc fix mu_p platform features and CSRs eyck 2021-05-17 09:20:09 +02:00
  • 4b3f5a6b0c add missing change eyck 2021-05-16 16:44:30 +02:00
  • d41e1d816a add factory for ISS and use it in main.cpp eyck 2021-05-16 16:44:14 +02:00
  • a35974c9f5 make cpu type in core_complex configurable eyck 2021-05-16 15:06:42 +02:00
  • 9c456ba8f2 initial version of MU hart eyck 2021-05-14 13:29:39 +02:00
  • c57884caee small fix eyck 2021-05-13 16:01:04 +02:00
  • cf7b62a3f9 update names eyck 2021-05-13 15:38:33 +02:00
  • f2bf6d682a fix build setup eyck 2021-05-13 14:03:10 +02:00
  • a1fa8877f7 make core name a cmake option eyck 2021-05-13 09:32:38 +02:00
  • 391f9bb808 remove unneeded constants eyck 2021-04-11 10:15:33 +00:00
  • ef02dba8c5 add read misa callback stas 2021-04-09 11:20:51 +02:00
  • 2f4cfb68dc update to latest SCC stas 2021-04-07 18:56:46 +02:00
  • 7009943106 fix wait for interrupt. Adapt for new SCC structure stas 2021-04-07 17:42:08 +02:00
  • 0a76ccbdac make RSP register response independend of register definition eyck 2021-03-31 07:48:46 +00:00
  • 66dc28c239 scc update: scv4tlm -> scv hotfix/latest_scc stas 2021-03-30 11:13:04 +02:00
  • 32e4aa83b8 use extracted variables eyck 2021-03-27 09:36:52 +00:00
  • 40470445f4 fix scv4tlm namespace hierarchy stas 2021-03-26 21:51:35 +01:00
  • 78c7064295 update groovy template to extract used registers eyck 2021-03-26 08:23:47 +00:00
  • 412a4bd9bb update name eyck 2021-03-23 17:13:32 +00:00
  • ea3ff3c0cd build with SCV lib stas 2021-03-23 11:57:47 +01:00