MINRES The Good Folks Series cores ISS
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
Eyck Jentzsch d5fa47ef7f Merge branch 'develop' 2 months ago
.settings Adapted generated code to support translation block linking 4 years ago
contrib add install target and PA compatibility 5 months ago
gen_input fix MISA val 2 months ago
incl revert pmp check implementation 2 months ago
softfloat add MSVC 16 compatibility 3 months ago
src adapt to changed define names 2 months ago
.clang-format Added clang-format formatting 4 years ago
.cproject reorganized layout to only contain risc-v stuff 3 years ago
.gitignore update .gitignore 4 months ago
.gitmodules Relative path to a submodule 1 year ago
.project Updated Eclipse project name 4 years ago
CMakeLists.txt get rid of the Boost::thread linking 3 months ago
LICENSE Initial commit 4 years ago
README.md Update TGF naming convention 1 year ago

README.md

DBT-RISE-TGFS

Core of an instruction set simulator based on DBT-RISE implementing Minres The Good Folks Series cores. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-TGFS .

This repo contains only the code of the RISC-V ISS and can only be used with the DBT_RISE. A complete VP using this ISS can be found at https://git.minres.com/VP/Ecosystem-VP which models SiFives FE310 controlling a brushless DC (BLDC) motor.

This library provide the infrastructure to build RISC-V ISS. Currently part of the library are the following implementations adhering to version 2.2 of the 'The RISC-V Instruction Set Manual Volume I: User-Level ISA':

  • RV32I (TGF-B)
  • RV32MIC (TGF-C)

All pass the respective compliance tests. Along with those ISA implementations there is a wrapper (riscv_hart_m_p.h) implementing the Machine privileged mode as of privileged spec 1.10. The main.cpp in src allows to build a stand-alone ISS when integrated into a top-level project. For further information please have a look at https://git.minres.com/VP/RISCV-VP.

Last but not least an SystemC wrapper is provided which allows easy integration into SystemC based virtual platforms.

Since DBT-RISE uses a generative approach other needed combinations or custom extension can be generated. For further information please contact info@minres.com.