 Eyck-Alexander Jentzsch
|
86de536c8f
|
changes jh globals to seperate riscv specifics
|
2024-07-23 14:35:31 +02:00 |
|
Eyck-Alexander Jentzsch
|
051dd5e2d3
|
updates templates for decoder in seperate class, adds again generated templates
|
2024-07-23 13:46:10 +02:00 |
|
Eyck-Alexander Jentzsch
|
60808c8649
|
corrects template since util fns are no longer vm_base members
|
2024-07-23 11:29:56 +02:00 |
|
Eyck-Alexander Jentzsch
|
0432803d82
|
updates templates and vm impls for better LAST_BRANCH handling
|
2024-07-22 09:04:17 +02:00 |
|
Eyck-Alexander Jentzsch
|
d42d2ce533
|
corrects illegal instruction for llvm
|
2024-07-18 14:04:23 +02:00 |
|
Eyck-Alexander Jentzsch
|
e1b6cab890
|
removes setting of NEXT_PC to max when trapping in llvm and asmjit, adds default disass to llvm
|
2024-07-18 12:02:40 +02:00 |
|
Eyck-Alexander Jentzsch
|
8361f88718
|
removes setting of NEXT_PC to max if trap
|
2024-07-18 11:37:53 +02:00 |
|
Eyck-Alexander Jentzsch
|
2ec7ea4b41
|
removes leftover gen_sync in asmjit
|
2024-07-17 22:39:12 +02:00 |
|
Eyck-Alexander Jentzsch
|
b24965d321
|
corrects gen_sync update order, improves illegal instruction
|
2024-07-17 20:52:01 +02:00 |
|
Eyck-Alexander Jentzsch
|
244bf6d2f2
|
corrects gen_sync before trap check, improves illegal_instruction
|
2024-07-17 20:25:49 +02:00 |
|
Eyck-Alexander Jentzsch
|
1a4465a371
|
changes template: adds correct illegal instruction, reorders gen_sync to allow correct instr id eve when trapping, adds newly generated vm
|
2024-07-17 19:59:01 +02:00 |
|
Eyck-Alexander Jentzsch
|
fa82a50824
|
fixes typo in templates
|
2024-07-17 17:24:17 +02:00 |
|
Eyck-Alexander Jentzsch
|
6dc17857da
|
updates template
|
2024-07-17 15:36:08 +02:00 |
|
Eyck-Alexander Jentzsch
|
ac1a26a10c
|
integrates new tval changes into llvm
|
2024-07-17 14:17:02 +02:00 |
|
Eyck-Alexander Jentzsch
|
7a199e122d
|
integrates new tval changes into asmjit
|
2024-07-17 09:42:12 +02:00 |
|
Eyck-Alexander Jentzsch
|
d8c3d2e19c
|
integrates new tval changes into tcc
|
2024-07-16 17:35:23 +02:00 |
|
Eyck-Alexander Jentzsch
|
375755999a
|
integrates new tval changes
|
2024-07-16 15:32:35 +02:00 |
|
Eyck-Alexander Jentzsch
|
55b0cea94f
|
changes vm_base util API
|
2024-07-10 12:51:59 +02:00 |
|
Eyck-Alexander Jentzsch
|
5b17599aa2
|
allows usage of std::variants
|
2024-07-10 12:51:59 +02:00 |
|
Eyck-Alexander Jentzsch
|
4cfb15c7cd
|
Asmjit and interp working
|
2024-07-10 12:51:31 +02:00 |
 Eyck Jentzsch
|
fd303c8343
|
fixes asmjit deprecation warning
|
2024-07-05 07:51:37 +02:00 |
|
Eyck Jentzsch
|
346b177a87
|
extends finishing conditions
|
2024-07-05 05:52:29 +02:00 |
 Stanislaw Kaushanski
|
d4ec131fa7
|
change COUNT_LIMIT to ICOUNT_LIMIT
|
2024-07-04 10:46:24 +02:00 |
|
Eyck-Alexander Jentzsch
|
36b076774e
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-06-21 13:35:30 +02:00 |
|
Eyck-Alexander Jentzsch
|
482a4ec253
|
fixes semihosting callbacks in templates
|
2024-06-21 13:35:25 +02:00 |
|
Eyck Jentzsch
|
2fb28364c5
|
fixes remaining templates
|
2024-06-21 10:49:36 +02:00 |
|
Eyck Jentzsch
|
8460f4ab7f
|
updates templates to re-enable interactive debugging of generator
|
2024-06-21 10:46:11 +02:00 |
|
Eyck Jentzsch
|
3fd51cc68c
|
fixes templates
|
2024-06-14 19:54:33 +02:00 |
|
Eyck-Alexander Jentzsch
|
e2da306eee
|
fixes semihosting cb registration
|
2024-05-31 10:45:28 +02:00 |
|
Eyck-Alexander Jentzsch
|
58fb815f32
|
fixes gen_raise in tcc
|
2024-05-20 10:34:23 +02:00 |
|
Eyck-Alexander Jentzsch
|
a27850f841
|
adds verilog literal and illegal_instr to asmjit
|
2024-05-18 21:00:21 +02:00 |
|
Eyck-Alexander Jentzsch
|
fb330cddea
|
llvm passes act
|
2024-05-18 19:33:57 +02:00 |
|
Eyck-Alexander Jentzsch
|
ee6a11dae6
|
fixes typo
|
2024-05-09 20:54:30 +02:00 |
|
Eyck-Alexander Jentzsch
|
2e27b025cc
|
improves dump-ir comments
|
2024-05-09 13:47:36 +02:00 |
|
Eyck-Alexander Jentzsch
|
3422c7cd5c
|
optimizes writebacks
|
2024-05-08 15:18:38 +02:00 |
|
Eyck-Alexander Jentzsch
|
ad79a28705
|
wip checkin
|
2024-04-30 19:21:27 +02:00 |
|
Eyck-Alexander Jentzsch
|
1e6a0086e9
|
adds disass functionality
|
2024-03-07 13:58:08 +01:00 |
|
Eyck Jentzsch
|
119d4a8b43
|
adds generation if IMEM space
|
2024-02-21 07:08:24 +01:00 |
|
Eyck Jentzsch
|
9841b16122
|
fixes clang-format failures
|
2024-01-12 11:49:11 +01:00 |
|
Eyck-Alexander Jentzsch
|
fe2d5cb2f9
|
adds semihosting to all backends
|
2024-01-10 11:47:12 +01:00 |
|
Eyck-Alexander Jentzsch
|
207f778ee6
|
adds initial semihosting host capabilities
|
2024-01-08 17:17:59 +01:00 |
|
Eyck Jentzsch
|
f4f90c5e65
|
backports clang-format changes to template
|
2023-12-02 17:42:57 +01:00 |
|
Eyck Jentzsch
|
4418fa7e4f
|
fixes include path of asmjit helpers
|
2023-11-20 16:07:01 +01:00 |
|
Eyck-Alexander Jentzsch
|
adaa7e1c04
|
updates template
|
2023-11-20 11:46:19 +01:00 |
|
Eyck Jentzsch
|
e48597b2b7
|
adds formatting fixes
|
2023-11-05 17:19:43 +01:00 |
|
Eyck Jentzsch
|
2115e9ceae
|
adds missing include to templates
|
2023-10-29 14:31:15 +01:00 |
|
Eyck Jentzsch
|
7001b693ae
|
updates templates for SystemC registration
|
2023-10-27 22:14:11 +02:00 |
|
Eyck Jentzsch
|
09db0cd35d
|
fixes LLVM backend registration for SystemC
|
2023-10-26 06:50:54 +02:00 |
|
Eyck Jentzsch
|
b7478965ab
|
adds asmjit backend registration for SystemC
|
2023-10-23 10:18:25 +02:00 |
|
Eyck-Alexander Jentzsch
|
ffe730219d
|
merge commit
|
2023-10-22 15:13:25 +02:00 |