Commit Graph

118 Commits

Author SHA1 Message Date
e68f9c573f Merge branch 'develop' of
https://git.minres.com/DBT-RISE/DBT-RISE-TGC.git into develop
2023-07-30 09:14:58 +02:00
f38cc7d8b9 updates LLVM build 2023-07-29 17:55:37 +02:00
7af7e040da Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop 2023-07-29 11:47:25 +02:00
6e52af168b adds faster decoding to tcc and cleans up others 2023-07-29 11:42:46 +02:00
bd0d15f3a2 updates template for faster instruction decoding 2023-07-23 08:10:57 +02:00
720236ec3f add generated core registration 2023-07-14 12:51:51 +02:00
957145ca84 add SystemC ISS factory 2023-07-14 11:11:03 +02:00
0b719a4b57 fixes literal type 2023-07-10 20:39:02 +02:00
b4b03f7850 fixes build system to handle TCC properly 2023-07-09 22:20:50 +02:00
e95f422aab cleans vm implementation up 2023-07-09 20:13:26 +02:00
250ea3c980 extends factory to support SystemC core wrapper 2023-07-09 18:19:59 +02:00
21d3250e1a changes templates 2023-07-09 16:53:59 +02:00
87b4082633 Merge branch 'tmp' into develop 2023-07-03 14:22:50 +02:00
99a9970ddd fixes sysc compile issues 2023-06-12 09:58:24 +02:00
15cd36dcd4 adds fix for compressed instructions and reads 2023-06-05 17:57:38 +02:00
a123beb301 fixes duplicate variable declaration and templates 2023-05-27 10:20:49 +02:00
ce5b2e60b9 amends template to fix branching instructions 2023-05-22 17:00:36 +02:00
6ed7eafc5d adds inital version of tcc backend 2023-05-16 21:51:35 +02:00
ee2ded931d adds remaining register offsets 2023-05-14 17:16:42 +02:00
95ba5c901a re-introduces last_branch register 2023-05-14 17:00:37 +02:00
00b0f101ac adapts to changes of instrumentation interface in dbt-rise-core 2023-04-28 20:38:07 +02:00
d881cb6e63 fix data width of generated code 2023-03-26 12:12:34 +02:00
207dbf1071 fixes out of range access for register alias names 2023-02-17 06:28:30 +01:00
65dca13b42 fixes WFI miss of interrupt 2023-01-14 17:40:21 +01:00
7113683ee0 moves pending interrupt check before handling trap thus saving 1 cycle 2022-10-15 10:47:35 +02:00
00e02bf565 adds support for different branch types in tracing 2022-08-08 06:30:37 +02:00
0833198d34 aads missing windows compat firx to template 2022-07-23 14:36:23 +02:00
4876f18ba9 adds windows compatibility fixes 2022-07-18 11:43:42 +02:00
feaa49d367 removes decoder again as there is some issue 2022-06-20 00:39:11 +02:00
18f33b4a68 fixes ordering of instructions for decoding 2022-06-19 16:52:29 +02:00
f096b15dbd factors decoder into separate component 2022-06-19 13:17:31 +02:00
5d481eb79d fix generation of non-exception code 2022-05-30 22:04:16 +02:00
52ed8b81a6 fixed template to work with previous code generator 2022-05-30 14:08:02 +02:00
0c542d42aa separate generated sources 2022-05-21 12:48:28 +02:00
df16378605 update template for changed code generator 2022-05-18 19:10:34 +02:00
e88f309ea2 add lz4 compression to pctrace 2022-05-07 17:22:06 +02:00
9d9008a3a2 fix pointer mess 2022-04-26 15:35:17 +02:00
a92b84bef4 add code word access for ISS plugins 2022-04-25 14:18:19 +02:00
2e670c4d03 change interpreter structure 2022-03-06 15:11:38 +01:00
3d32c33333 update gitignore 2022-03-05 20:59:45 +01:00
521f40a3d6 refactored interpreter backend structure 2022-03-05 20:59:17 +01:00
b8fa5fbbda adapt to extended instrumentation interface 2022-02-09 21:01:17 +01:00
68b5697c8f Fix cycles JSON template 2022-02-01 21:48:56 +01:00
059bd0d371 rework cycle estimation 2022-02-01 19:03:45 +01:00
ef2a4df925 simplify spawn block handling 2022-01-31 23:40:31 +01:00
afe8905ac9 fix else-ambiguity in CoreDSL description 2022-01-31 20:30:46 +01:00
3563ba80d0 add spawn blocks 2022-01-12 07:21:16 +01:00
07d5af1dde fix stand-alone ISS compilation to include all generated cores 2021-11-26 17:56:40 +01:00
965929d1eb remove descriptions 2021-11-15 09:30:16 +01:00
d31b4ef5a8 fix MISA val 2021-11-11 12:58:57 +01:00