Commit Graph

85 Commits

Author SHA1 Message Date
b2cbf90d0b updates generated files 2024-07-10 12:51:59 +02:00
4cfb15c7cd Asmjit and interp working 2024-07-10 12:51:31 +02:00
63da7f8d57 applies clang-format 2024-07-09 13:57:11 +02:00
fb4012fbd1 moves likely annotation 2024-07-09 13:52:10 +02:00
24449f1c0f fixes some elf load issue 2024-07-05 12:18:36 +02:00
8460f4ab7f updates templates to re-enable interactive debugging of generator 2024-06-21 10:46:11 +02:00
3fd51cc68c fixes templates 2024-06-14 19:54:33 +02:00
551822916c applies clang-format 2024-06-14 17:43:12 +02:00
41051f8f34 fixes tohost handling 2024-05-31 10:43:38 +02:00
gabriel
a6c48ceaac Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop 2024-05-31 09:42:13 +02:00
gabriel
ed793471bb adding semhosting 2024-05-31 07:27:47 +02:00
001c6349f7 removes tcc sim stop when writing to tohost 2024-05-11 15:16:46 +02:00
f0a004be9d adds information for debugging 2024-05-09 13:42:16 +02:00
fbcd389580 fix log macro 2024-04-15 13:03:47 +02:00
b25b7848c6 fix formatting 2024-03-19 11:47:12 +01:00
6c986d38d8 Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop 2024-03-19 11:02:17 +01:00
a1ebd83d2a adds riscv_hart_common and signature output 2024-03-19 11:02:03 +01:00
8aed551813 Add a new LOG macro in SCC to avoid conflicts with other libraries. 2024-03-14 09:43:08 +01:00
119d4a8b43 adds generation if IMEM space 2024-02-21 07:08:24 +01:00
fe2d5cb2f9 adds semihosting to all backends 2024-01-10 11:47:12 +01:00
207f778ee6 adds initial semihosting host capabilities 2024-01-08 17:17:59 +01:00
bc4ea30815 apply clang-format 10 fixes 2023-12-01 14:50:54 +01:00
e921201f7b applies clang-format fixes 2023-11-30 11:51:49 +01:00
e6aa6e5842 adds handling of variable number of clic interrupts 2023-11-22 11:47:31 +01:00
0eb1db0e7e adds functionality, adds working asmjit 2023-11-20 11:45:52 +01:00
e48597b2b7 adds formatting fixes 2023-11-05 17:19:43 +01:00
759061b569 applies clang-format changes 2023-10-29 17:06:56 +01:00
9180ad1f9c debugger memory accesses should never lead to traps 2023-10-06 21:39:48 +02:00
b7f023756e fixes constructor calls of derived riscv_hart classes 2023-09-27 07:51:49 +02:00
3fb8fe765a aligns riscv_hart_msu_vp with riscv_hart_m_p 2023-09-26 20:17:26 +02:00
8db0cc5d05 removes clutter 2023-09-23 10:34:58 +02:00
212fb1c8ff adds tracing functionality 2023-09-22 12:40:35 +02:00
633c0d21a0 Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop 2023-09-20 15:17:43 +02:00
51f6fbe0dd applies newest CoreDSL changes 2023-09-20 15:12:03 +02:00
de45d06878 adds initial working version of llvm backend 2023-09-19 16:26:07 +02:00
b5d915f389 fixes compile issues from merge 2023-08-30 15:49:28 +02:00
813b40409d Merge branch 'develop' of
https://git.minres.com/DBT-RISE/DBT-RISE-TGC.git into develop
2023-08-30 10:05:42 +02:00
c8a4a4c736 renames core(s) 2023-08-28 07:09:55 +02:00
20e920338c removes v2p function 2023-08-04 13:08:10 +02:00
0b719a4b57 fixes literal type 2023-07-10 20:39:02 +02:00
250ea3c980 extends factory to support SystemC core wrapper 2023-07-09 18:19:59 +02:00
7b31b8ca8e adds updated generated files 2023-07-09 16:58:47 +02:00
87b4082633 Merge branch 'tmp' into develop 2023-07-03 14:22:50 +02:00
4dbc7433a5 fixes cause CSR handling 2023-06-12 17:38:56 +02:00
99a9970ddd fixes sysc compile issues 2023-06-12 09:58:24 +02:00
0b5de90fb1 changes [m|u]cause rd/wr handling 2023-06-11 18:29:58 +02:00
2281ec4144 corrects errors and adds new backend and 2023-06-05 15:18:27 +02:00
11c481cec2 adds verbosity to error 2023-06-05 15:17:16 +02:00
a123beb301 fixes duplicate variable declaration and templates 2023-05-27 10:20:49 +02:00
ee6218279e adapts to latest code gen changes 2023-05-25 12:52:30 +02:00