|  | ba9339a50d | fix MPP reset value, PMP inactive in U-mode handling and MRET in U-mode | 2021-09-21 16:52:40 +02:00 |  | 
			
				
					|  | 65b4db5eca | remove mcounteren in M-mode only platform | 2021-09-18 11:40:00 +02:00 |  | 
			
				
					|  | 0fd82f1f3c | add tgc_d_xrb_mac to SC and C++ ISS | 2021-09-04 13:04:34 +02:00 |  | 
			
				
					|  | a3084456fd | rework core definitions | 2021-09-04 12:47:07 +02:00 |  | 
			
				
					|  | 09b01af3fa | fix find_package use and debug access alignment check | 2021-08-26 22:10:27 +02:00 |  | 
			
				
					|  | 9c8b72693e | correct trap ids of access faults | 2021-08-20 09:02:56 +02:00 |  | 
			
				
					|  | c409e7b7ca | adapt to fixed handling of SystemCPackage | 2021-08-19 13:38:29 +02:00 |  | 
			
				
					|  | 2f05083cf0 | fix elf loader and pmp check for debug accesses | 2021-08-19 10:50:25 +02:00 |  | 
			
				
					|  | e934049dd4 | fix inconsistency due to PA adaptation | 2021-08-16 17:55:14 +02:00 |  | 
			
				
					| 
							
							
								 Eyck Jentzsch | 94f796ebdb | add install target and PA compatibility | 2021-08-16 17:02:31 +02:00 |  | 
			
				
					|  | 836ba269e3 | fix clic reset values | 2021-08-16 15:05:05 +02:00 |  | 
			
				
					|  | c8681096be | update vm_tgfs_c to match CoreDSL | 2021-08-14 10:57:36 +02:00 |  | 
			
				
					|  | adeffe47ad | fix behavior of riscv_hart_mu_p to match TGC_D | 2021-08-12 20:34:10 +02:00 |  | 
			
				
					|  | d95846a849 | fix trap handling if illegal fetch (PMP) and U-mode CSRs | 2021-08-01 17:23:22 +02:00 |  | 
			
				
					|  | af887c286f | fix for #2 | 2021-07-28 09:09:08 +02:00 |  | 
			
				
					|  | 4ddf50162c | make library naming consistent | 2021-07-27 15:55:08 +02:00 |  | 
			
				
					|  | da819d8890 | fix SystemC lib handling in build system | 2021-07-27 12:25:31 +02:00 |  | 
			
				
					|  | 5ef5d57d30 | Merge branch 'tmp' into develop | 2021-07-27 10:49:35 +02:00 |  | 
			
				
					|  | d7bddd825c | add clic CSRs | 2021-07-27 10:47:48 +02:00 |  | 
			
				
					|  | 15f46a87db | adapt core_complex to use scv-tr (scc commit id a3cde47) | 2021-07-27 09:38:05 +02:00 |  | 
			
				
					|  | fc1ae4d57d | update build system | 2021-07-26 12:03:52 +02:00 |  | 
			
				
					|  | d0f3a120fd | fix naming in MU wrapper | 2021-07-19 16:26:23 +02:00 |  | 
			
				
					|  | c592a26346 | fix mepc mask | 2021-07-09 13:01:22 +02:00 |  | 
			
				
					|  | e68918c2e8 | fix instruction decode | 2021-07-09 07:37:12 +02:00 |  | 
			
				
					|  | 473f8a5a17 | fix privilege behavior | 2021-07-07 11:30:00 +02:00 |  | 
			
				
					|  | 2f4b5bd9b2 | fix detailed behavior of TGC_C | 2021-07-06 21:19:36 +02:00 |  | 
			
				
					|  | 23b9741adf | refine and fix TGC_C iss to becoem compliant | 2021-06-29 11:51:30 +02:00 |  | 
			
				
					|  | 5d8da08ce5 | fix linker issue the root cuase of the issue is the template paramter deduction which led
to the wrong template parameter. | 2021-06-26 14:30:36 +02:00 |  | 
			
				
					|  | a249aea703 | getting rid of the error: reference to 'wait' is ambiguous | 2021-06-25 13:35:42 +02:00 |  | 
			
				
					|  | e432dd8208 | fix handling of exceptions while accessing address spaces | 2021-06-07 22:22:36 +02:00 |  | 
			
				
					|  | 8c385647dd | remove redundant code from checked in generated sources | 2021-05-26 23:06:31 +02:00 |  | 
			
				
					|  | aaceecd5dc | fix mu_p platform features and CSRs | 2021-05-17 09:20:09 +02:00 |  | 
			
				
					|  | 4b3f5a6b0c | add missing change | 2021-05-16 16:44:30 +02:00 |  | 
			
				
					|  | d41e1d816a | add factory for ISS and use it in main.cpp | 2021-05-16 16:44:14 +02:00 |  | 
			
				
					|  | a35974c9f5 | make cpu type in core_complex configurable | 2021-05-16 15:06:42 +02:00 |  | 
			
				
					|  | 9c456ba8f2 | initial version of MU hart | 2021-05-14 13:29:39 +02:00 |  | 
			
				
					|  | c57884caee | small fix | 2021-05-13 16:01:04 +02:00 |  | 
			
				
					|  | cf7b62a3f9 | update names | 2021-05-13 15:54:48 +02:00 |  | 
			
				
					|  | f2bf6d682a | fix build setup | 2021-05-13 14:03:10 +02:00 |  | 
			
				
					|  | a1fa8877f7 | make core name a cmake option | 2021-05-13 09:32:38 +02:00 |  | 
			
				
					|  | 391f9bb808 | remove unneeded constants | 2021-05-08 15:14:19 +02:00 |  | 
			
				
					|  | ef02dba8c5 | add read misa callback | 2021-04-09 11:20:51 +02:00 |  | 
			
				
					|  | 2f4cfb68dc | update to latest SCC | 2021-04-07 18:56:46 +02:00 |  | 
			
				
					|  | 7009943106 | fix wait for interrupt. Adapt for new SCC structure | 2021-04-07 17:42:08 +02:00 |  | 
			
				
					|  | 0a76ccbdac | make RSP register response independend of register definition | 2021-03-31 07:48:46 +00:00 |  | 
			
				
					|  | 32e4aa83b8 | use extracted variables | 2021-03-27 09:36:52 +00:00 |  | 
			
				
					|  | 78c7064295 | update groovy template to extract used registers | 2021-03-26 08:24:45 +00:00 |  | 
			
				
					|  | 412a4bd9bb | update name | 2021-03-23 17:13:32 +00:00 |  | 
			
				
					|  | ea3ff3c0cd | build with SCV lib | 2021-03-23 11:57:47 +01:00 |  | 
			
				
					|  | b0bcb7febb | small fixes for robustness and readability | 2021-03-22 22:47:30 +00:00 |  |