|  | 4b3f5a6b0c | add missing change | 2021-05-16 16:44:30 +02:00 |  | 
			
				
					|  | d41e1d816a | add factory for ISS and use it in main.cpp | 2021-05-16 16:44:14 +02:00 |  | 
			
				
					|  | a35974c9f5 | make cpu type in core_complex configurable | 2021-05-16 15:06:42 +02:00 |  | 
			
				
					|  | 9c456ba8f2 | initial version of MU hart | 2021-05-14 13:29:39 +02:00 |  | 
			
				
					|  | c57884caee | small fix | 2021-05-13 16:01:04 +02:00 |  | 
			
				
					|  | cf7b62a3f9 | update names | 2021-05-13 15:54:48 +02:00 |  | 
			
				
					|  | f2bf6d682a | fix build setup | 2021-05-13 14:03:10 +02:00 |  | 
			
				
					|  | a1fa8877f7 | make core name a cmake option | 2021-05-13 09:32:38 +02:00 |  | 
			
				
					|  | 391f9bb808 | remove unneeded constants | 2021-05-08 15:14:19 +02:00 |  | 
			
				
					|  | ef02dba8c5 | add read misa callback | 2021-04-09 11:20:51 +02:00 |  | 
			
				
					|  | 2f4cfb68dc | update to latest SCC | 2021-04-07 18:56:46 +02:00 |  | 
			
				
					|  | 7009943106 | fix wait for interrupt. Adapt for new SCC structure | 2021-04-07 17:42:08 +02:00 |  | 
			
				
					|  | 0a76ccbdac | make RSP register response independend of register definition | 2021-03-31 07:48:46 +00:00 |  | 
			
				
					|  | 32e4aa83b8 | use extracted variables | 2021-03-27 09:36:52 +00:00 |  | 
			
				
					|  | 78c7064295 | update groovy template to extract used registers | 2021-03-26 08:24:45 +00:00 |  | 
			
				
					|  | 412a4bd9bb | update name | 2021-03-23 17:13:32 +00:00 |  | 
			
				
					|  | ea3ff3c0cd | build with SCV lib | 2021-03-23 11:57:47 +01:00 |  | 
			
				
					|  | b0bcb7febb | small fixes for robustness and readability | 2021-03-22 22:47:30 +00:00 |  | 
			
				
					|  | c941890901 | SCC refactoring | 2021-03-22 14:50:53 +01:00 |  | 
			
				
					|  | 51fbc34fb3 | change namespace of core complex | 2021-03-22 11:57:40 +00:00 |  | 
			
				
					|  | 4e0f20eba0 | rework abort conditions | 2021-03-17 19:32:57 +00:00 |  | 
			
				
					|  | ff3fa19208 | fix RVM description bugs | 2021-03-13 10:46:41 +00:00 |  | 
			
				
					|  | 80057eef32 | fix RVC description bugs, remove paged fetch | 2021-03-13 10:46:41 +00:00 |  | 
			
				
					|  | a5186ff88d | optional dependency to TGF_B_src target | 2021-03-12 11:16:24 +01:00 |  | 
			
				
					|  | f4ec21007b | fix signedness issues | 2021-03-11 16:12:28 +00:00 |  | 
			
				
					|  | ac8eab6e25 | update RISC-V desciptions | 2021-03-10 17:31:10 +00:00 |  | 
			
				
					|  | b7c0fb2b1c | fix bitfield structure | 2021-03-10 12:40:06 +01:00 |  | 
			
				
					|  | 768716b064 | fix another missing XLEN | 2021-03-09 11:07:56 +00:00 |  | 
			
				
					|  | bea0dcc387 | update missing XLEN | 2021-03-09 11:03:37 +00:00 |  | 
			
				
					|  | a6691bcd3c | update generated code with correct sign extension | 2021-03-09 10:21:36 +00:00 |  | 
			
				
					|  | 40db74ce02 | remove tgf_b code generation | 2021-03-07 16:26:14 +00:00 |  | 
			
				
					|  | c171e3c1ba | update CoreDSL descriptions | 2021-03-07 10:51:15 +00:00 |  | 
			
				
					|  | c251fe15d5 | fix desscriptions to conform to ISA spec version 20191213 and TGF-C | 2021-03-07 10:51:00 +00:00 |  | 
			
				
					|  | dae8acb8a3 | checkpoint before refactor | 2021-03-06 07:17:42 +00:00 |  | 
			
				
					|  | f7cec99fa6 | adapt to changes in SCC | 2021-03-01 21:08:18 +00:00 |  | 
			
				
					|  | be0e7db185 | fix templates to comply with CoreDSL2 | 2021-03-01 21:07:20 +00:00 |  | 
			
				
					|  | 4aa26b85a0 | adapt to change in SCC | 2021-03-01 06:36:27 +00:00 |  | 
			
				
					|  | 9534d58d01 | regenerated sources and and add opcode enum to headers Conflicts:
	gen_input/CoreDSL-Instruction-Set-Description | 2021-03-01 06:26:33 +00:00 |  | 
			
				
					|  | 1668df0531 | regenerated sources and and add opcode enum to headers | 2021-02-23 08:29:31 +00:00 |  | 
			
				
					|  | d8e009c72b | update CoreDSL decriptions | 2021-02-15 18:15:13 +00:00 |  | 
			
				
					|  | d07c8679ed | update core definition | 2021-02-15 18:14:52 +00:00 |  | 
			
				
					|  | 3d5b61f301 | move boost libraries from tgfs_sc to tgfs library | 2021-02-15 18:03:39 +00:00 |  | 
			
				
					|  | 337f1634c0 | add mssing change | 2021-02-15 18:01:46 +00:00 |  | 
			
				
					|  | 72b09472d5 | update RISC-V descriptions | 2021-02-15 18:01:33 +00:00 |  | 
			
				
					|  | 3261055871 | update description to latest CoreDSL2 | 2021-02-15 11:35:56 +00:00 |  | 
			
				
					|  | 34bb8e62ae | generate working ISS from CoreDSL 2.0 | 2021-02-06 14:47:06 +00:00 |  | 
			
				
					|  | da7e29fbb7 | update definitions of derived constants | 2021-01-01 09:19:48 +00:00 |  | 
			
				
					|  | c4da47cedd | integrate code generation into build process (first attempt) | 2020-12-30 07:29:52 +00:00 |  | 
			
				
					|  | ab554539e3 | first version of tgf_c based on CoreDSL 2.0 | 2020-12-29 08:48:22 +00:00 |  | 
			
				
					|  | d43b35949e | fix CMakeList.txt so that it builds without platform and external libs | 2020-12-23 16:24:10 +00:00 |  |