|
|
42efced1eb
|
fixes FCSR behavior if no floating point is implemented
|
2024-08-02 08:59:22 +02:00 |
|
|
|
39d2518fdd
|
checkin: tgc5f builds and runs through
|
2024-07-31 12:30:41 +02:00 |
|
|
|
e87b7d5fd0
|
applies clang-format
|
2024-07-24 14:48:50 +02:00 |
|
|
|
5a2b96ef3e
|
adds logging categories for ISS
|
2024-07-24 12:30:07 +02:00 |
|
|
|
375755999a
|
integrates new tval changes
|
2024-07-16 15:32:35 +02:00 |
|
|
|
63da7f8d57
|
applies clang-format
|
2024-07-09 13:57:11 +02:00 |
|
|
|
fb4012fbd1
|
moves likely annotation
|
2024-07-09 13:52:10 +02:00 |
|
|
|
24449f1c0f
|
fixes some elf load issue
|
2024-07-05 12:18:36 +02:00 |
|
|
|
41051f8f34
|
fixes tohost handling
|
2024-05-31 10:43:38 +02:00 |
|
gabriel
|
a6c48ceaac
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-05-31 09:42:13 +02:00 |
|
gabriel
|
ed793471bb
|
adding semhosting
|
2024-05-31 07:27:47 +02:00 |
|
|
|
001c6349f7
|
removes tcc sim stop when writing to tohost
|
2024-05-11 15:16:46 +02:00 |
|
|
|
b25b7848c6
|
fix formatting
|
2024-03-19 11:47:12 +01:00 |
|
|
|
6c986d38d8
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-03-19 11:02:17 +01:00 |
|
|
|
a1ebd83d2a
|
adds riscv_hart_common and signature output
|
2024-03-19 11:02:03 +01:00 |
|
|
|
8aed551813
|
Add a new LOG macro in SCC to avoid conflicts with other libraries.
|
2024-03-14 09:43:08 +01:00 |
|
|
|
207f778ee6
|
adds initial semihosting host capabilities
|
2024-01-08 17:17:59 +01:00 |
|
|
|
bc4ea30815
|
apply clang-format 10 fixes
|
2023-12-01 14:50:54 +01:00 |
|
|
|
e921201f7b
|
applies clang-format fixes
|
2023-11-30 11:51:49 +01:00 |
|
|
|
e6aa6e5842
|
adds handling of variable number of clic interrupts
|
2023-11-22 11:47:31 +01:00 |
|
|
|
0eb1db0e7e
|
adds functionality, adds working asmjit
|
2023-11-20 11:45:52 +01:00 |
|
|
|
759061b569
|
applies clang-format changes
|
2023-10-29 17:06:56 +01:00 |
|
|
|
9180ad1f9c
|
debugger memory accesses should never lead to traps
|
2023-10-06 21:39:48 +02:00 |
|
|
|
212fb1c8ff
|
adds tracing functionality
|
2023-09-22 12:40:35 +02:00 |
|
|
|
de45d06878
|
adds initial working version of llvm backend
|
2023-09-19 16:26:07 +02:00 |
|
|
|
20e920338c
|
removes v2p function
|
2023-08-04 13:08:10 +02:00 |
|
|
|
87b4082633
|
Merge branch 'tmp' into develop
|
2023-07-03 14:22:50 +02:00 |
|
|
|
4dbc7433a5
|
fixes cause CSR handling
|
2023-06-12 17:38:56 +02:00 |
|
|
|
0b5de90fb1
|
changes [m|u]cause rd/wr handling
|
2023-06-11 18:29:58 +02:00 |
|
|
|
11c481cec2
|
adds verbosity to error
|
2023-06-05 15:17:16 +02:00 |
|
|
|
a123beb301
|
fixes duplicate variable declaration and templates
|
2023-05-27 10:20:49 +02:00 |
|
|
|
aa70d8a54a
|
fixes CLIC to match clicinfo description in CLIC spec 11.04.2023
|
2023-05-02 17:22:13 +02:00 |
|
|
|
d990f1cf5d
|
fixes reading of 64bit CSR register
|
2023-05-01 22:23:35 +02:00 |
|
|
|
1672b01e62
|
adds WT cache functionality as mixin
|
2023-04-28 20:38:07 +02:00 |
|
|
|
00b0f101ac
|
adapts to changes of instrumentation interface in dbt-rise-core
|
2023-04-28 20:38:07 +02:00 |
|
|
|
98dd329833
|
fixes CSR access rights
|
2023-04-04 09:23:08 +02:00 |
|
|
|
6213445bc4
|
fixes 64bit behavior of CSR regs
|
2023-03-27 12:04:43 +02:00 |
|
|
|
2e4faa4d50
|
fixes mstatus mask
|
2023-03-25 09:14:56 +01:00 |
|
|
|
8e1951f298
|
adds 64bit mstatus
|
2023-03-23 07:47:21 +01:00 |
|
|
|
7efa924510
|
fixes m/uintstatus read
|
2023-03-17 10:51:39 +01:00 |
|
|
|
febbc4fff0
|
fixes m/uintstatus read
|
2023-03-17 10:23:05 +01:00 |
|
|
|
39b2788b7e
|
implements and fixes CLIC CSR behavior
|
2023-03-17 09:09:09 +01:00 |
|
|
|
a943dd3bdf
|
fixes wrong array size which led to unintended CSR definitions
|
2023-03-15 14:16:08 +01:00 |
|
|
|
fedbff5971
|
fixes xcause and u-mode clic CSRs
|
2023-03-15 12:27:39 +01:00 |
|
|
|
c2758e8321
|
removes mscratchcsw from CLIC feature
|
2023-03-15 09:07:00 +01:00 |
|
|
|
8be5fe71df
|
fixes template name typo
|
2023-03-12 07:42:09 +01:00 |
|
|
|
3f7ce41b9d
|
fixes CLIC mtvt register behavior
|
2023-03-11 14:03:03 +01:00 |
|
|
|
ad1cbedf00
|
adds back missing max irq functions
|
2023-03-11 12:47:10 +01:00 |
|
|
|
83f54b5074
|
fixes CLICCFG settings
|
2023-03-11 08:48:03 +01:00 |
|
|
|
a83928fd8c
|
fixes CSR/CLIC implementation
|
2023-03-10 20:40:21 +01:00 |
|
