 Eyck Jentzsch
|
346b177a87
|
extends finishing conditions
|
2024-07-05 05:52:29 +02:00 |
 Stanislaw Kaushanski
|
d4ec131fa7
|
change COUNT_LIMIT to ICOUNT_LIMIT
|
2024-07-04 10:46:24 +02:00 |
 Eyck-Alexander Jentzsch
|
48370a4555
|
asmjit passes backend with new CoreDSL
|
2024-06-22 09:28:26 +02:00 |
|
Eyck Jentzsch
|
8460f4ab7f
|
updates templates to re-enable interactive debugging of generator
|
2024-06-21 10:46:11 +02:00 |
|
Eyck Jentzsch
|
3fd51cc68c
|
fixes templates
|
2024-06-14 19:54:33 +02:00 |
|
Eyck Jentzsch
|
551822916c
|
applies clang-format
|
2024-06-14 17:43:12 +02:00 |
|
Eyck-Alexander Jentzsch
|
e2da306eee
|
fixes semihosting cb registration
|
2024-05-31 10:45:28 +02:00 |
|
Eyck-Alexander Jentzsch
|
41051f8f34
|
fixes tohost handling
|
2024-05-31 10:43:38 +02:00 |
gabriel
|
a6c48ceaac
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-05-31 09:42:13 +02:00 |
|
gabriel
|
ed793471bb
|
adding semhosting
|
2024-05-31 07:27:47 +02:00 |
|
Eyck-Alexander Jentzsch
|
58fb815f32
|
fixes gen_raise in tcc
|
2024-05-20 10:34:23 +02:00 |
|
Eyck-Alexander Jentzsch
|
3cc8bd0854
|
adds reformat bc of verilog literals
|
2024-05-18 21:01:05 +02:00 |
|
Eyck-Alexander Jentzsch
|
a27850f841
|
adds verilog literal and illegal_instr to asmjit
|
2024-05-18 21:00:21 +02:00 |
|
Eyck-Alexander Jentzsch
|
fb330cddea
|
llvm passes act
|
2024-05-18 19:33:57 +02:00 |
|
Eyck-Alexander Jentzsch
|
b76c5bf0d6
|
adds flush to fence_i
|
2024-05-11 15:25:49 +02:00 |
|
Eyck-Alexander Jentzsch
|
001c6349f7
|
removes tcc sim stop when writing to tohost
|
2024-05-11 15:16:46 +02:00 |
|
Eyck-Alexander Jentzsch
|
ee6a11dae6
|
fixes typo
|
2024-05-09 20:54:30 +02:00 |
|
Eyck-Alexander Jentzsch
|
2e27b025cc
|
improves dump-ir comments
|
2024-05-09 13:47:36 +02:00 |
|
Eyck-Alexander Jentzsch
|
f0a004be9d
|
adds information for debugging
|
2024-05-09 13:42:16 +02:00 |
|
Eyck-Alexander Jentzsch
|
3422c7cd5c
|
optimizes writebacks
|
2024-05-08 15:18:38 +02:00 |
|
Eyck-Alexander Jentzsch
|
ad79a28705
|
wip checkin
|
2024-04-30 19:21:27 +02:00 |
|
Eyck-Alexander Jentzsch
|
9fdbc3ff38
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-04-26 17:07:00 +02:00 |
|
Eyck-Alexander Jentzsch
|
602bc6e06a
|
checking: working
|
2024-04-26 17:06:26 +02:00 |
|
Eyck Jentzsch
|
6cb76fc256
|
updates tgc5c according to latest CoreDSL
|
2024-04-16 13:09:14 +02:00 |
|
Stanislaw Kaushanski
|
fbcd389580
|
fix log macro
|
2024-04-15 13:03:47 +02:00 |
|
Stanislaw Kaushanski
|
b25b7848c6
|
fix formatting
|
2024-03-19 11:47:12 +01:00 |
|
Eyck-Alexander Jentzsch
|
6c986d38d8
|
Merge branch 'develop' of https://git.minres.com/DBT-RISE/DBT-RISE-TGC into develop
|
2024-03-19 11:02:17 +01:00 |
|
Eyck-Alexander Jentzsch
|
a1ebd83d2a
|
adds riscv_hart_common and signature output
|
2024-03-19 11:02:03 +01:00 |
|
Stanislaw Kaushanski
|
8aed551813
|
Add a new LOG macro in SCC to avoid conflicts with other libraries.
|
2024-03-14 09:43:08 +01:00 |
|
Eyck-Alexander Jentzsch
|
1e6a0086e9
|
adds disass functionality
|
2024-03-07 13:58:08 +01:00 |
|
Eyck Jentzsch
|
119d4a8b43
|
adds generation if IMEM space
|
2024-02-21 07:08:24 +01:00 |
|
Eyck Jentzsch
|
9841b16122
|
fixes clang-format failures
|
2024-01-12 11:49:11 +01:00 |
|
Eyck-Alexander Jentzsch
|
fe2d5cb2f9
|
adds semihosting to all backends
|
2024-01-10 11:47:12 +01:00 |
|
Eyck-Alexander Jentzsch
|
3ff59ba45d
|
small refactor, adds baisc functionality
|
2024-01-10 10:15:05 +01:00 |
|
Eyck-Alexander Jentzsch
|
075e04249a
|
adds semihosting skeleton
|
2024-01-09 12:50:41 +01:00 |
|
Eyck-Alexander Jentzsch
|
207f778ee6
|
adds initial semihosting host capabilities
|
2024-01-08 17:17:59 +01:00 |
|
Eyck Jentzsch
|
bc4ea30815
|
apply clang-format 10 fixes
|
2023-12-01 14:50:54 +01:00 |
|
Eyck Jentzsch
|
e921201f7b
|
applies clang-format fixes
|
2023-11-30 11:51:49 +01:00 |
|
Eyck Jentzsch
|
e6aa6e5842
|
adds handling of variable number of clic interrupts
|
2023-11-22 11:47:31 +01:00 |
|
Eyck Jentzsch
|
4418fa7e4f
|
fixes include path of asmjit helpers
|
2023-11-20 16:07:01 +01:00 |
|
Eyck-Alexander Jentzsch
|
0eb1db0e7e
|
adds functionality, adds working asmjit
|
2023-11-20 11:45:52 +01:00 |
|
Eyck Jentzsch
|
e48597b2b7
|
adds formatting fixes
|
2023-11-05 17:19:43 +01:00 |
|
Eyck Jentzsch
|
b3f40f9b15
|
build fixes due to dependencies
|
2023-11-04 13:05:30 +01:00 |
|
Eyck Jentzsch
|
759061b569
|
applies clang-format changes
|
2023-10-29 17:06:56 +01:00 |
|
Eyck Jentzsch
|
2bea95c1a7
|
adds option to disable DMI use
|
2023-10-28 17:06:50 +02:00 |
|
Eyck Jentzsch
|
7001b693ae
|
updates templates for SystemC registration
|
2023-10-27 22:14:11 +02:00 |
|
Eyck Jentzsch
|
e6f11081eb
|
fixes quantum and quantum break handling
|
2023-10-27 21:12:49 +02:00 |
|
Eyck Jentzsch
|
09db0cd35d
|
fixes LLVM backend registration for SystemC
|
2023-10-26 06:50:54 +02:00 |
|
Eyck Jentzsch
|
980c8031c3
|
fixes tohost behavior of SC wrapper and cycle-estimate plugin
|
2023-10-25 20:37:10 +02:00 |
|
Eyck Jentzsch
|
b86d7a517d
|
adds dynamic cycle estimation
|
2023-10-25 17:13:52 +02:00 |