DBT-RISE/DBT-RISE-TGC
Archived
9
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity
104 Commits 13 Branches 0 Tags
df03e90181776897b0f7f8de21bf85a54f05243d
Commit Graph
100 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
eyck df03e90181 Adapted to vm_base refactoring (move into llvm package) 2018-11-22 20:28:36 +01:00
eyck 58a446e6bc Refoctored to to move SystemC wrapper into riscv library 2018-11-19 20:39:11 +01:00
eyck a576fdf8e5 Cleanup of templates 2018-11-19 10:45:50 +01:00
eyck dd7b0f380a Cleanup 2018-11-12 19:38:16 +01:00
eyck d160a34c5d Refactored arch_if to save unneeded constructor calls 2018-11-12 19:36:45 +01:00
eyck 8092326437 Changed name to get consistent 2018-11-12 19:36:44 +01:00
eyck 20b3665003 Back-ported DVCon turorial changes 2018-11-12 19:36:44 +01:00
eyck 124a308ffa Fixed a type which rendered a link useless 2018-07-28 08:10:26 +00:00
eyck 62c4311c31 Updated repository references 2018-07-28 10:07:00 +02:00
eyck 0bf4933372 Added link to original repo 2018-07-28 10:02:28 +02:00
eyck 38099e3fc6 Added ADC, H-Bridge and motor models, refactored project structure 2018-07-28 09:45:49 +02:00
eyck 100822810f Added entire system incl. terminal and MCP3008 ADC connected via SPI 2018-07-23 22:46:30 +02:00
eyck a899d30556 Implemented basic HiFive1-like platform with PLL,tracing etc. 2018-07-13 20:04:07 +02:00
eyck b28595445c Extended README and clenaed up lauch configurations 2018-07-12 17:44:06 +02:00
eyck fede5b2af1 Changed SystemC model to model a platform in a system. Added dedicated 
UART Terminal connected via tlm_signals
 2018-07-12 15:27:36 +02:00
eyck a3baa45b00 Updated SystemC CCI to 1.0 2018-07-11 19:19:41 +02:00
eyck 22426ad2ff Removed poco package as it is not used 2018-07-11 19:12:24 +02:00
eyck e2cb2aff20 Updated DBT-RISE library 2018-07-11 17:44:42 +02:00
eyck 51bfb02c33 Changed Seasocks lib setting 2018-07-10 19:01:31 +02:00
eyck bd60e4dbe1 Fixed missing check for unset CMAKE_BUILD_TYPE 2018-07-10 18:25:14 +02:00
eyck 282ff6964b Fixed typo in CMakeList.txt 2018-05-15 20:10:13 +02:00
eyck dfcc3ace66 Adapted generated code to support translation block linking 2018-05-15 18:50:11 +02:00
eyck 5b6dc36c9d Fixed validation errors in core dsl files. 2018-05-09 12:14:59 +02:00
eyck 19b660962b Adapted descriptions to improved Core DSL and regenerated code 2018-05-01 18:33:55 +02:00
eyck 9ad29ddb64 Merge branch 'develop' 
Conflicts:
	.cproject
	dbt-core
	sc-components
 2018-04-27 20:24:19 +02:00
eyck 483b28f8a0 Updated submodules 2018-04-27 20:21:43 +02:00
eyck a451bc0855 Updated submodules 2018-04-27 20:20:20 +02:00
eyck 371876e39a Moved to dbt-core latest 2018-04-27 20:10:47 +02:00
eyck 2e26be362a Adapted plugin behavior obeying availabiltiy of instrumentation 
interface and updated CMake files

Conflicts:
	dbt-core
 2018-04-27 20:07:24 +02:00
eyck fc17686ff1 Cleanup of settings 2018-04-27 19:53:52 +02:00
eyck 1102449d38 Made plugin call configurable 2018-04-24 23:12:07 +02:00
eyck 292e2dbb89 Cleanup of SC wrapper 2018-04-24 19:03:30 +02:00
eyck cff4b1d33b template cleanup 2018-04-24 19:02:21 +02:00
eyck 142654b0a2 Streamline arch descriptions according to latest CoreDSL changes 2018-04-24 17:18:24 +02:00
eyck 65ceedd157 Updated compressed instructions for RV32D 2018-04-24 15:48:42 +02:00
eyck 96700d00f9 Merge remote-tracking branch 'origin/develop' into develop 2018-04-24 15:36:21 +02:00
eyck c9e4730502 Updated sc-components 2018-04-24 15:33:43 +02:00
eyck ce98e2ad31 Added RV32D extension 2018-04-24 15:33:21 +02:00
eyck 48ad30dcae Added RV32F extension, fixed RV32M bugs 2018-04-24 11:05:11 +02:00
eyck bc7450dad2 Added softfloat library into top level build system 2018-04-24 10:26:55 +02:00
eyck dcaf5467e8 Added Berkeley softfloat library 
(http://www.jhauser.us/arithmetic/SoftFloat.html) with RISCV
specialization and cmake build
 2018-04-24 10:25:37 +02:00
eyck ec6a4877ba Updated Eclipse project name 2018-04-09 20:05:18 +02:00
eyck 4e2da9b89d Set dbt-core to master 2018-04-06 03:22:02 +02:00
eyck fcb04f6141 Updated referenced dbt-core 2018-04-06 03:21:06 +02:00
eyck 48a2ddb149 Adapted plugin behavior obeying availabiltiy of instrumentation 
interface and updated CMake files
 2018-04-06 02:45:11 +02:00
eyck b11642dca2 Updated dbt-core version 2018-04-06 01:52:56 +02:00
eyck c8d5a7f616 Moved to cmake4eclipse builder 2018-04-06 01:44:07 +02:00
eyck 38471b8193 Added cycle estimator and remove deprecated functions 2018-03-30 17:59:40 +02:00
eyck a690981957 Updated CMake settings 2018-03-28 10:29:45 +02:00
eyck 3ea9651665 Added use of CCI and support of LLVM 5.0 
changed load_file to adhere to API change in DBT-RISE
 2018-03-27 19:49:11 +02:00
eyck 36be8b87f1 Added simple example plugin creating instruction histogram 2018-02-11 21:30:52 +00:00
eyck c5a7adcef5 Refactored code generation to use custom templates 2018-02-09 18:34:26 +00:00
eyck 7c2539bff0 C++11 refactoring 2018-02-06 18:26:55 +00:00
eyck cb8b5e6d4b Fixed conen intergation in CMake and added '-march=native' switch 2017-12-31 10:56:33 +00:00
eyck 9d40aa3aab Added instruction enumeration and some cleanup 2017-12-31 11:27:51 +01:00
eyck 873e4257f2 Restructured DBT function to encapsulate the compilation process 
This should enable the implementation of multi-threading of the
compilation process
 2017-12-28 17:09:24 +01:00
eyck b4871ac725 Preparation for multi-threading/multi-core DBT 2017-12-07 22:37:43 +01:00
eyck 9f22381088 Fixed transaction linking and gpio visualization 2017-11-27 00:15:20 +01:00
eyck c9fd1303ce Fixed license header 2017-11-27 00:14:41 +01:00
eyck 04b5b6b202 Added JSON dump 2017-11-24 10:05:59 +01:00
eyck 0ee1deb675 Merge branch 'develop' of https://github.com/Minres/DBT-RISE-RiscV.git 
into develop

Conflicts:
	dbt-core
 2017-11-24 07:12:17 +01:00
eyck cb496a9543 Added configurability of WS output 2017-11-24 07:02:28 +01:00
eyck f1667c195a Initial RV64I verification 2017-11-23 14:48:18 +01:00
eyck 7b7648d8cc Updated referenced repo 2017-11-23 11:27:35 +01:00
eyck a455932430 Fixed wrong command 2017-11-23 11:24:25 +01:00
eyck 5d508740fd Fixed 64bit integer base instruction set 2017-11-18 00:42:33 +01:00
eyck 7512aad118 Fixed CMake/conan.io setup now woring in a different environment 2017-11-16 00:37:10 +01:00
eyck eced81b5ea added sc_comm_singleton to coordinate interaction with clients (e.g. web 
browser)
 2017-11-10 22:40:24 +01:00
eyck 29bd95fb6d Fixed setup to work with conan packages to simplify start to work 2017-10-29 20:56:20 +01:00
eyck b94d637177 Added seasocks via conan 2017-10-26 12:06:29 +02:00
eyck b0dcb3b60e Fixed handling of compressed ISA 2017-10-25 22:05:31 +02:00
eyck 9970303fa4 Changed handling of disassembler output so that tarcing becomes possible 2017-10-22 19:29:37 +02:00
eyck e67864c2e8 Updated sc-components version 2017-10-22 18:13:23 +02:00
eyck 336a9599e4 Fixed portability issue 2017-10-18 11:23:51 +02:00
eyck b9c910b283 clean up class vs. struct 2017-10-12 22:41:37 +02:00
eyck 097df706a9 Updated elfio and fixed a problem in CLI usage 2017-10-12 20:23:12 +02:00
eyck f2b9ca84b0 Adaptation to changes in libraries 2017-10-12 14:49:33 +02:00
eyck 026ad213a8 Added custom rcmd to use with gdb 'monitor' command. Currently 
implemented are 2 commands:

monitor sysc print_time

monitor sysc break 1 us
 2017-10-09 22:52:19 +02:00
eyck 8c32247aa3 Update of referenced repos 2017-10-09 22:41:20 +02:00
eyck d01a0c3251 Fixed compile issues with upcoming SystemC 2.3.2 2017-10-06 06:47:07 +02:00
eyck 9d24ad728f Fixed compile issues popping up in different environment 2017-10-05 14:53:52 +02:00
eyck 0a42c9d2ea Added plic functionality 2017-10-04 23:15:04 +02:00
eyck 768df67646 Refactored hart vm implementation to use more structured description 2017-10-04 23:10:29 +02:00
eyck d59dfa93f6 Added git functions and updated cmake functions 2017-10-04 16:13:49 +02:00
eyck ccc3f5d47d Adapted namespace changes in sc-components 2017-10-04 14:30:25 +02:00
eyck 4867cca187 Added SystemC version of HiFive FE310 2017-10-04 10:31:11 +02:00
eyck d8184abbcc Refactored file dependencies to decouple components 2017-09-26 17:48:51 +02:00
eyck 2499b2173d Added clang-format formatting 2017-09-25 22:29:21 +02:00
eyck b69472c108 Fixed submodules spec 2017-09-25 21:24:01 +02:00
eyck a528e35cad Updated README 2017-09-25 21:17:55 +02:00
eyck 710d61e304 Fixed target adapter to properly handle register reading 2017-09-25 20:38:40 +02:00
eyck 4ce4b2562b Fixed clang-tidy warnings 2017-09-22 22:19:25 +02:00
eyck 6f0d7adbf0 Removed submodule easyloggingpp 2017-09-22 11:25:58 +02:00
eyck b38319f9c2 Applied clang-format 2017-09-22 11:23:23 +02:00
eyck 39150b68c0 Adapted to log system 2017-09-22 10:11:29 +02:00
eyck 9a617dab57 Restructured project 2017-09-21 20:29:23 +02:00
eyck aa8c2138c6 Added initial SystemC structure and removed easylogging 2017-09-21 13:13:01 +02:00
eyck 7f819def67 switched sc-components to develop branch 2017-09-21 00:38:31 +02:00
eyck 1cb492b594 Renamed hart name and core wrapper name 2017-08-29 16:56:57 +02:00
eyck 9619de45d0 Cleanup of generated code 2017-08-27 22:14:59 +02:00