DBT-RISE/DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

Added link to original repo

Browse Source
This commit is contained in:
Eyck Jentzsch 2018-07-28 10:02:28 +02:00
parent 38099e3fc6
commit 0bf4933372
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -1,5 +1,5 @@
# DBT-RISE-RISCV
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV.
**DBT-RISE-RISCV README**