Commit Graph

47 Commits

Author SHA1 Message Date
059bd0d371 rework cycle estimation 2022-02-01 19:03:45 +01:00
ef2a4df925 simplify spawn block handling 2022-01-31 23:40:31 +01:00
3563ba80d0 add spawn blocks 2022-01-12 07:21:16 +01:00
07d5af1dde fix stand-alone ISS compilation to include all generated cores 2021-11-26 17:56:40 +01:00
c42e336509 fix proper debug mode handling (#267 & #268) 2021-11-07 17:48:44 +01:00
8b6e3abd23 fix hard-code arch in templates 2021-10-30 13:37:17 +02:00
1616f0ac90 remove deprecated functions 2021-10-30 12:57:08 +02:00
334d3fb296 adapt to SCC changes 2021-10-21 22:53:16 +02:00
1d13c8196e fix wrong PGMASK usage 2021-10-11 10:40:01 +02:00
b17682e50e fix YAML template 2021-10-01 23:49:04 +02:00
6acf73a40f add template to generate instruction YAML 2021-10-01 13:05:36 +02:00
2f15d9676e fix unaligned instr fetch behavior 2021-09-30 19:27:46 +02:00
174259155d add support for non-compressed ISA 2021-09-23 21:09:52 +02:00
d95846a849 fix trap handling if illegal fetch (PMP) and U-mode CSRs 2021-08-01 17:23:22 +02:00
e68918c2e8 fix instruction decode 2021-07-09 07:37:12 +02:00
23b9741adf refine and fix TGC_C iss to becoem compliant 2021-06-29 11:51:30 +02:00
e432dd8208 fix handling of exceptions while accessing address spaces 2021-06-07 22:22:36 +02:00
aaceecd5dc fix mu_p platform features and CSRs 2021-05-17 09:20:09 +02:00
32e4aa83b8 use extracted variables 2021-03-27 09:36:52 +00:00
78c7064295 update groovy template to extract used registers 2021-03-26 08:24:45 +00:00
b0bcb7febb small fixes for robustness and readability 2021-03-22 22:47:30 +00:00
4e0f20eba0 rework abort conditions 2021-03-17 19:32:57 +00:00
80057eef32 fix RVC description bugs, remove paged fetch 2021-03-13 10:46:41 +00:00
a6691bcd3c update generated code with correct sign extension 2021-03-09 10:21:36 +00:00
c251fe15d5 fix desscriptions to conform to ISA spec version 20191213 and TGF-C 2021-03-07 10:51:00 +00:00
be0e7db185 fix templates to comply with CoreDSL2 2021-03-01 21:07:20 +00:00
9534d58d01 regenerated sources and and add opcode enum to headers
Conflicts:
	gen_input/CoreDSL-Instruction-Set-Description
2021-03-01 06:26:33 +00:00
1668df0531 regenerated sources and and add opcode enum to headers 2021-02-23 08:29:31 +00:00
34bb8e62ae generate working ISS from CoreDSL 2.0 2021-02-06 14:47:06 +00:00
c4da47cedd integrate code generation into build process (first attempt) 2020-12-30 07:29:52 +00:00
ab554539e3 first version of tgf_c based on CoreDSL 2.0 2020-12-29 08:48:22 +00:00
9754e3953f Generate and integrate TGF cores in Ecosystem-VP. Remove obsolete cores 2020-08-24 15:01:54 +02:00
55450f4900 [WIP] update dependencies in core desc 2020-06-18 06:18:59 +02:00
10797a473d modernize build system and cleanup dependencies 2020-05-30 14:16:10 +02:00
0ff6ccf9e2 get all compile clean 2020-05-30 11:27:44 +02:00
0698b604fd add TCC backend 2020-05-29 08:52:55 +02:00
264053a8d6 [WIP] add next increment for TCC 2020-04-17 19:23:43 +02:00
ae1c0b99fe [WIP] basic infrastructure working 2020-04-13 17:03:50 +02:00
8cdf50d69e [WIP] implement basic infrastructure 2020-04-12 12:44:30 +02:00
15f4c059e6 [WIP] first working version 2020-01-12 18:19:48 +01:00
e483887c43 [WIP] Cleanup of namespaces etc to get compile clean 2020-01-10 11:12:20 +01:00
fd2e40bfd2 Initial setup 2020-01-10 07:24:00 +01:00
116ed9bb5c [WIP] started to add TinyCC backend 2020-01-09 19:43:17 +01:00
8b9775e06b Changed namespaces for LLVM related stuff 2020-01-07 16:38:31 +01:00
1947a2114f Fixed FMT header define 2019-07-14 16:51:14 +02:00
7f06bba239 Fixed time csr handling 2019-06-28 20:58:02 +02:00
67d9beb7bd reorganized layout to only contain risc-v stuff 2019-06-11 16:49:37 +00:00