Firmware
/
Firmwares
8
0
Fork 1
Code Issues Pull Requests Releases Wiki Activity
70 Commits 7 Branches 1 Tag 3.6 MiB
Commit Graph

70 Commits

Author SHA1 Message Date
Eyck Jentzsch 9dd7dcb4ce adds TGC5L environment 2023-08-20 16:39:20 +02:00
Eyck Jentzsch 3403edcde9 adds CMakeLists.txt 2023-08-20 15:50:00 +02:00
Eyck Jentzsch 3a3cbf38c3 re-adds coremark as submodule 2023-08-20 15:23:05 +02:00
Eyck Jentzsch 822696ae0d cleanup 2023-08-20 15:20:39 +02:00
Eyck Jentzsch 314ceeb072 rework structure 2023-08-20 15:00:51 +02:00
Eyck Jentzsch 4c2208c1ac fix wrong exit call 2022-11-06 17:33:39 +01:00
Stanislaw Kaushanski 36a6de6dc0 remove raven dirs 2022-05-02 13:21:12 +02:00
Stanislaw Kaushanski d2cb78724a move RAVEN FW into Validation-VP repo 2022-05-02 13:19:36 +02:00
Stanislaw Kaushanski 0de438dc52 avoid interrupts while printing 2022-05-02 09:51:05 +02:00
Stanislaw Kaushanski 5f44f8df98 Improve wait for interrupt routines 2022-04-28 19:20:32 +02:00
Stanislaw Kaushanski 02ce96eed8 improve interrupt handling 2022-04-26 15:29:49 +02:00
Johannes Wirth 46f197c287 Add additional registers for input to FW 
(number of XSPNs, batch size, iterations)
 2022-03-11 14:21:25 +01:00
Johannes Wirth 43e2a299db fpga_spn: add check if input-/ref-data fits into memory 2022-03-10 14:17:52 +01:00
Johannes Wirth 8450f85c93 raven_spn: add check if input-/ref-data fits into memory 2022-03-10 13:11:10 +01:00
Johannes Wirth a14ff554b0 Move XSPN input and ref data to Validation-VP 2022-03-10 13:09:11 +01:00
Stanislaw Kaushanski 588ca3c7ba Merge pull request 'Add allocate+free functionality for fpga' (#1) from feature/fpga-alloc-free into master 
Reviewed-on: VP/Firmwares#1
 2022-02-11 16:12:21 +01:00
Johannes Wirth 91f28e9f2b Add allocate+free functionality for fpga 2022-01-20 18:22:21 +01:00
Johannes Wirth 446af340c8 fpga_spn: use separate reset for DMA 2021-11-10 09:51:19 +01:00
Johannes Wirth 89ea594399 Update FPGA Firmware for bigger batch sizes 2021-07-13 10:51:28 +02:00
Stanislaw Kaushanski a70f5bb09c add wait for both spn interrupts 2021-05-17 11:54:37 +02:00
Stanislaw Kaushanski 1b09899d2a XSPN hybrid simulation passed in MINRES environment 2021-04-22 14:50:21 +02:00
Stanislaw Kaushanski 5ba7d5dd24 extend spn_checker to comapre the results from 2nd XSPN accelerator 2021-04-20 20:36:00 +02:00
Stanislaw Kaushanski 26d7560891 add second XSPN partition 2021-04-20 08:30:39 +02:00
Stanislaw Kaushanski 96de37dbc2 increase XSPN load 2021-04-14 08:45:21 +02:00
Stanislaw Kaushanski d0eff8c08d longer simulation 2021-04-12 13:12:04 +02:00
Stanislaw Kaushanski 2a9ce332c7 fix hello-world init 2021-04-09 11:19:05 +02:00
Johannes Wirth 9578bcfa45 Use spn_checker in fpga_spn firmware 2021-03-31 16:22:08 +02:00
Stanislaw Kaushanski f5e0d13891 move data handling into snp_checker vp 2021-03-26 10:36:15 +01:00
Stanislaw Kaushanski b03f1bff4f create snp result checker to enable parallel spn calculation and result comparison 2021-03-25 09:36:16 +01:00
Johannes Wirth 8c0211f945 Cleanup SPN firmwares 2021-03-19 11:56:13 +01:00
Stanislaw Kaushanski 3743cbfecd enable result check in raven_spn fw 2021-03-10 12:05:23 +01:00
Johannes Wirth 6bfe684e73 Create separate xspn-fpga FW 
Add xspn data for different accelerators
 2021-03-04 11:19:35 +01:00
Stanislaw Kaushanski 7f8ddf3201 re-implement wait_for_interrupt and get rid of multiplication in 
check_results for better performance
 2021-01-08 09:30:47 +01:00
Stanislaw Kaushanski 685f25e2ce Passed multi-thread-xspn-vp simulation 2021-01-06 17:27:58 +01:00
Stanislaw Kaushanski 3d93e4b9a5 Give XSPN the address of the input_data array 2021-01-05 12:56:31 +01:00
Stanislaw Kaushanski 62cdc0c7b9 error exit 
Trigger err_exit module to stop the SystemC simualtion if the data check
fails
 2020-12-30 11:37:06 +01:00
Stanislaw Kaushanski 4dbbb73f01 restructure for parallel execution 2020-12-14 12:52:05 +01:00
Stanislaw Kaushanski 0d0d12edff wait for interrupt instead of time delay 2020-12-14 08:43:11 +01:00
Stanislaw Kaushanski db22ccbce5 run 10000 XSPN samples 2020-12-11 17:01:35 +01:00
Stanislaw Kaushanski 06cc727883 200 XSPN samples passed 2020-12-10 15:38:25 +01:00
Stanislaw Kaushanski 50428965e9 Compile XSPN input and ref data in flash memory. 
Comparison of first 15 samples passed.
 2020-12-08 17:07:21 +01:00
Stanislaw Kaushanski afb8a677f1 check first XSPN result value in FW, add gcc_except_table, replace 
self-made printf with one from the lib.
 2020-12-07 12:55:10 +01:00
Stanislaw Kaushanski 1d46ef5fea fix raven_spn cdt project 2020-12-07 08:42:38 +01:00
Stanislaw Kaushanski 01cfbd34fe 1st successful XSPN run. Insert few samples and get one result 2020-12-04 12:34:49 +01:00
Stanislaw Kaushanski 8249a0417e First configuration of the XSPNController 2020-11-04 17:41:56 +01:00
Stanislaw Kaushanski 4720c923cd add SPN configuration 2020-10-02 12:10:43 +02:00
Stanislaw Kaushanski 7d5de86015 start implementing FW to control SPN HW 2020-10-01 17:18:29 +02:00
Stanislaw Kaushanski 62da6407d8 delay instead of sync 2020-09-17 15:39:30 +02:00
Stanislaw Kaushanski 0773f51fd3 fix synchronization 2020-09-17 15:19:14 +02:00
Stanislaw Kaushanski 9e9b644e29 remove unused timer interrupt handler 2020-09-16 15:12:21 +02:00