Commit Graph

Select branches

Hide Pull Requests

Trace_enhancement

develop

feature/core_factory

feature/htif

feature/interpreter

feature/iss_factory

feature/reduced_output

hotfix/latest_scc

main

msvc_compat

#3

Mono Color

• 49d09a05d7 fix access rights to debug CSR register (#268) Eyck Jentzsch 2021-11-07 16:45:10 +0100
• 459794b863 add proper handling of store access fault (hart_mu_p) Eyck Jentzsch 2021-11-06 13:29:11 +0100
• 039746112b fix exception behavior Eyck Jentzsch 2021-11-02 15:10:20 +0100
• ac6d7ea5d4 add debug feature to platform Eyck Jentzsch 2021-11-02 11:13:29 +0100
• a89f00da19 fix plugins parameter utilization Stas 2021-11-02 11:03:17 +0100
• ff04ee7807 get rid of the Boost::thread linking Stas 2021-11-02 10:24:34 +0100
• 8b6e3abd23 fix hard-code arch in templates Eyck Jentzsch 2021-10-30 13:37:17 +0200
• 1616f0ac90 remove deprecated functions Eyck Jentzsch 2021-10-30 12:57:08 +0200
• a20f39e847 update core definitions to include Zicsr and Zifencei (#276) Eyck Jentzsch 2021-10-30 12:56:31 +0200
• 334d3fb296 adapt to SCC changes Eyck Jentzsch 2021-10-17 12:25:13 +0200
• eb2ca33e5a remove unused sources Eyck Jentzsch 2021-10-12 15:17:56 +0200
• 0ea4cba1ca add dynamic plugin loading Eyck Jentzsch 2021-10-12 14:24:55 +0200
• 1d13c8196e fix wrong PGMASK usage Eyck Jentzsch 2021-10-11 10:40:01 +0200
• ee6e1d4092 Merge remote-tracking branch 'origin/msvc_compat' into develop Eyck Jentzsch 2021-10-11 09:42:40 +0200
• c8679fca85 remove MSVC warning msvc_compat Eyck Jentzsch 2021-10-10 19:56:33 +0200
• f0ada1ba8c add MSVC 16 compatibility Eyck Jentzsch 2021-10-10 19:06:41 +0200
• b17682e50e fix YAML template Eyck Jentzsch 2021-10-01 23:49:04 +0200
• 5866acf565 update .gitignore Eyck Jentzsch 2021-10-01 13:06:10 +0200
• 6acf73a40f add template to generate instruction YAML Eyck Jentzsch 2021-10-01 13:05:36 +0200
• 2f15d9676e fix unaligned instr fetch behavior Eyck Jentzsch 2021-09-30 19:27:46 +0200
• d78fcc48e5 use marchid in platform Eyck Jentzsch 2021-09-30 19:27:03 +0200
• 4186723d37 add marchid setting to CoreDSL description Eyck Jentzsch 2021-09-30 19:26:21 +0200
• 17ee7b138d update generated TGC-C VM Eyck Jentzsch 2021-09-29 00:44:17 +0200
• aa84a27a5b fix JALR alignment in description Eyck Jentzsch 2021-09-29 00:43:42 +0200
• 438e598a4a remove clutter from core descriptions, added instr alignment setting Eyck Jentzsch 2021-09-29 00:03:11 +0200
• 174259155d add support for non-compressed ISA Eyck Jentzsch 2021-09-23 21:09:36 +0200
• ba9339a50d fix MPP reset value, PMP inactive in U-mode handling and MRET in U-mode Eyck Jentzsch 2021-09-21 16:52:40 +0200
• 65b4db5eca remove mcounteren in M-mode only platform Eyck Jentzsch 2021-09-18 11:40:00 +0200
• 0fd82f1f3c add tgc_d_xrb_mac to SC and C++ ISS Eyck Jentzsch 2021-09-04 13:04:34 +0200
• a3084456fd rework core definitions Eyck Jentzsch 2021-09-04 12:46:56 +0200
• 09b01af3fa fix find_package use and debug access alignment check Eyck Jentzsch 2021-08-26 22:10:27 +0200
• 9c8b72693e correct trap ids of access faults Eyck Jentzsch 2021-08-20 09:02:56 +0200
• c409e7b7ca adapt to fixed handling of SystemCPackage Eyck Jentzsch 2021-08-19 13:38:29 +0200
• 2f05083cf0 fix elf loader and pmp check for debug accesses Eyck Jentzsch 2021-08-19 10:49:33 +0200
• e934049dd4 fix inconsistency due to PA adaptation Eyck Jentzsch 2021-08-16 17:55:14 +0200
• 94f796ebdb add install target and PA compatibility Eyck Jentzsch 2021-08-16 16:59:23 +0200
• 836ba269e3 fix clic reset values Eyck Jentzsch 2021-08-16 15:05:05 +0200
• c8681096be update vm_tgfs_c to match CoreDSL Eyck Jentzsch 2021-08-14 10:57:36 +0200
• adeffe47ad fix behavior of riscv_hart_mu_p to match TGC_D Eyck Jentzsch 2021-08-12 20:34:10 +0200
• d95846a849 fix trap handling if illegal fetch (PMP) and U-mode CSRs Eyck Jentzsch 2021-08-01 17:23:22 +0200
• af887c286f fix for #2 Eyck Jentzsch 2021-07-28 09:09:08 +0200
• 4ddf50162c make library naming consistent Eyck Jentzsch 2021-07-27 15:55:08 +0200
• da819d8890 fix SystemC lib handling in build system Eyck Jentzsch 2021-07-27 12:25:31 +0200
• 5ef5d57d30 Merge branch 'tmp' into develop Eyck Jentzsch 2021-07-27 10:49:35 +0200
• d7bddd825c add clic CSRs Eyck Jentzsch 2021-07-27 10:47:48 +0200
• 15f46a87db adapt core_complex to use scv-tr (scc commit id a3cde47) Eyck Jentzsch 2021-07-27 09:38:05 +0200
• fc1ae4d57d update build system Eyck Jentzsch 2021-07-26 12:03:40 +0200
• d0f3a120fd fix naming in MU wrapper Eyck Jentzsch 2021-07-19 16:26:23 +0200
• c592a26346 fix mepc mask Eyck Jentzsch 2021-07-09 13:01:22 +0200
• e68918c2e8 fix instruction decode Eyck Jentzsch 2021-07-09 07:37:12 +0200
• 473f8a5a17 fix privilege behavior Eyck Jentzsch 2021-07-07 11:30:00 +0200
• 2f4b5bd9b2 fix detailed behavior of TGC_C Eyck Jentzsch 2021-07-06 21:19:36 +0200
• 23b9741adf refine and fix TGC_C iss to becoem compliant Eyck Jentzsch 2021-06-29 11:51:19 +0200
• 5d8da08ce5 fix linker issue Eyck Jentzsch 2021-06-26 14:30:36 +0200
• a249aea703 getting rid of the error: reference to 'wait' is ambiguous Stas 2021-06-25 13:35:42 +0200
• e432dd8208 fix handling of exceptions while accessing address spaces Eyck Jentzsch 2021-06-07 22:22:36 +0200
• 8c385647dd remove redundant code from checked in generated sources Eyck Jentzsch 2021-05-26 23:06:31 +0200
• aaceecd5dc fix mu_p platform features and CSRs Eyck Jentzsch 2021-05-17 09:20:09 +0200
• 4b3f5a6b0c add missing change Eyck Jentzsch 2021-05-16 16:44:30 +0200
• d41e1d816a add factory for ISS and use it in main.cpp Eyck Jentzsch 2021-05-16 16:44:14 +0200
• a35974c9f5 make cpu type in core_complex configurable Eyck Jentzsch 2021-05-16 15:06:42 +0200
• 9c456ba8f2 initial version of MU hart Eyck Jentzsch 2021-05-14 13:29:39 +0200
• c57884caee small fix Eyck Jentzsch 2021-05-13 16:01:04 +0200
• cf7b62a3f9 update names Eyck Jentzsch 2021-05-13 15:38:33 +0200
• f2bf6d682a fix build setup Eyck Jentzsch 2021-05-13 14:03:10 +0200
• a1fa8877f7 make core name a cmake option Eyck Jentzsch 2021-05-13 09:32:38 +0200
• 391f9bb808 remove unneeded constants Eyck Jentzsch 2021-04-11 10:15:33 +0000
• ef02dba8c5 add read misa callback Stanislaw Kaushanski 2021-04-09 11:20:51 +0200
• 2f4cfb68dc update to latest SCC Stanislaw Kaushanski 2021-04-07 18:56:46 +0200
• 7009943106 fix wait for interrupt. Adapt for new SCC structure Stanislaw Kaushanski 2021-04-07 17:42:08 +0200
• 0a76ccbdac make RSP register response independend of register definition Eyck Jentzsch 2021-03-31 07:48:46 +0000
• 66dc28c239 scc update: scv4tlm -> scv hotfix/latest_scc Stas 2021-03-30 11:13:04 +0200
• 32e4aa83b8 use extracted variables Eyck Jentzsch 2021-03-27 09:36:52 +0000
• 40470445f4 fix scv4tlm namespace hierarchy Stas 2021-03-26 21:51:35 +0100
• 78c7064295 update groovy template to extract used registers Eyck Jentzsch 2021-03-26 08:23:47 +0000
• 412a4bd9bb update name Eyck Jentzsch 2021-03-23 17:13:32 +0000
• ea3ff3c0cd build with SCV lib Stanislaw Kaushanski 2021-03-23 11:57:47 +0100
• b0bcb7febb small fixes for robustness and readability Eyck Jentzsch 2021-03-22 22:47:30 +0000
• c941890901 SCC refactoring Stanislaw Kaushanski 2021-03-22 14:50:53 +0100
• 51fbc34fb3 change namespace of core complex Eyck Jentzsch 2021-03-22 11:57:40 +0000
• 4e0f20eba0 rework abort conditions Eyck Jentzsch 2021-03-17 19:32:57 +0000
• ff3fa19208 fix RVM description bugs Eyck Jentzsch 2021-03-13 10:46:30 +0000
• 80057eef32 fix RVC description bugs, remove paged fetch Eyck Jentzsch 2021-03-13 10:19:30 +0000
• a5186ff88d optional dependency to TGF_B_src target Stas 2021-03-12 11:16:24 +0100
• f4ec21007b fix signedness issues Eyck Jentzsch 2021-03-11 16:12:28 +0000
• ac8eab6e25 update RISC-V desciptions Eyck Jentzsch 2021-03-10 17:31:10 +0000
• b7c0fb2b1c fix bitfield structure Stas 2021-03-10 12:40:06 +0100
• 768716b064 fix another missing XLEN Eyck Jentzsch 2021-03-09 11:07:56 +0000
• bea0dcc387 update missing XLEN Eyck Jentzsch 2021-03-09 11:03:37 +0000
• a6691bcd3c update generated code with correct sign extension Eyck Jentzsch 2021-03-09 10:21:36 +0000
• 40db74ce02 remove tgf_b code generation Eyck Jentzsch 2021-03-07 16:26:14 +0000
• c171e3c1ba update CoreDSL descriptions Eyck Jentzsch 2021-03-07 10:51:15 +0000
• c251fe15d5 fix desscriptions to conform to ISA spec version 20191213 and TGF-C Eyck Jentzsch 2021-03-07 10:51:00 +0000
• dae8acb8a3 checkpoint before refactor Eyck Jentzsch 2021-03-06 07:17:42 +0000
• f7cec99fa6 adapt to changes in SCC Eyck Jentzsch 2021-03-01 06:49:22 +0000
• be0e7db185 fix templates to comply with CoreDSL2 Eyck Jentzsch 2021-03-01 21:07:20 +0000
• 4aa26b85a0 adapt to change in SCC Eyck Jentzsch 2021-03-01 06:36:27 +0000
• 9534d58d01 regenerated sources and and add opcode enum to headers Eyck Jentzsch 2021-03-01 06:26:33 +0000
• 1668df0531 regenerated sources and and add opcode enum to headers Eyck Jentzsch 2021-02-23 08:29:12 +0000
• d8e009c72b update CoreDSL decriptions Eyck Jentzsch 2021-02-15 18:15:13 +0000