update vm_tgc_c due reworked CoreDSL generator

This commit is contained in:
Eyck Jentzsch 2022-05-11 18:52:15 +02:00
parent 9db4e3fd87
commit e382217e04

View File

@ -1921,7 +1921,7 @@ typename vm_base<ARCH>::virt_addr_t vm_impl<ARCH>::execute_inst(finish_cond_e co
// execute instruction
try {
{
if((rd % traits::RFS) != 0) *(X+rd) = (uint32_t)(int32_t)sext<6>(imm);
if((rd % traits::RFS) != 0) *(X+rd % traits::RFS) = (int8_t)sext<6>(imm);
}
} catch(...){}
}