Logo
Explore Impressum Datenschutzerklärung Help
Sign In
Firmware/Firmwares
9
0
Fork 1
You've already forked Firmwares
Code Issues Pull Requests Releases Wiki Activity
104 Commits 8 Branches 1 Tag
Commit Graph

12 Commits

Author SHA1 Message Date
Eyck Jentzsch
749fab2c01 WIP 2024-03-24 19:16:24 +01:00
Eyck Jentzsch
70ee11ad3d fixes coremark linker setting 2024-03-21 07:32:20 +01:00
Eyck Jentzsch
a04e6d3c5b fixes TGCP settings in coremark port 2024-03-20 12:53:35 +01:00
Eyck Jentzsch
2fb5920348 updates coremark portable part to match BSP 2024-03-20 11:55:48 +01:00
Eyck Jentzsch
6d33d0b066 fixes wrone use of bsp in coremark 2024-03-20 07:46:42 +01:00
Eyck Jentzsch
d5c672c288 updates coremark build system to use BSP definitions 2024-03-20 07:40:21 +01:00
Eyck Jentzsch
3381b01ec1 replaces bare-metal-bsp with submodule 2024-01-13 15:37:10 +01:00
Eyck Jentzsch
51c8a93336 fixes march definitions for dhrystone and coremark 2023-12-09 16:38:45 +01:00
Eyck Jentzsch
6ff0161882 adds some consistency fixes for variable ISA settings 2023-12-02 17:41:14 +01:00
Eyck Jentzsch
3a3cbf38c3 re-adds coremark as submodule 2023-08-20 15:23:05 +02:00
Eyck Jentzsch
822696ae0d cleanup 2023-08-20 15:20:39 +02:00
Eyck Jentzsch
314ceeb072 rework structure 2023-08-20 15:00:51 +02:00
Powered by Gitea Version: 1.23.7
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API