DBT-RISE/DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity
MINRES The Good Folks Series cores ISS
144 Commits 10 Branches 0 Tags 4.3 MiB
C 57.9%
C++ 35.5%
Makefile 2.9%
HTML 2.8%
CMake 0.7%
Other 0.2%
8fce0c4759
Go to file
Stanislaw Kaushanski 8fce0c4759 Generate TGF01 and TGF02 cores
2020-08-20 17:29:36 +02:00
.settings Adapted generated code to support translation block linking 2018-05-15 18:50:11 +02:00
gen_input Generate TGF01 and TGF02 cores 2020-08-20 17:29:36 +02:00
incl Generate TGF01 and TGF02 cores 2020-08-20 17:29:36 +02:00
softfloat modernize build system and cleanup dependencies 2020-05-30 14:16:10 +02:00
src Generate TGF01 and TGF02 cores 2020-08-20 17:29:36 +02:00
.clang-format Added clang-format formatting 2017-09-25 22:29:21 +02:00
.cproject reorganized layout to only contain risc-v stuff 2019-06-11 16:49:37 +00:00
.gitignore reorganized layout to only contain risc-v stuff 2019-06-11 16:49:37 +00:00
.project Updated Eclipse project name 2018-04-09 20:05:18 +02:00
CMakeLists.txt [WIP] 2020-05-31 16:41:04 +02:00
CMakeLists.txt.orig reorganized layout to only contain risc-v stuff 2019-06-11 16:49:37 +00:00
LICENSE Initial commit 2017-08-27 13:04:48 +02:00
README.md Updated description and added reference to VP 2019-12-10 04:45:04 +00:00

README.md

DBT-RISE-RISCV

Core of an instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV .

This repo contains only the code of the RISC-V ISS and can only be used with the DBT_RISE. A complete VP using this ISS can be found at https://git.minres.com/VP/RISCV-VP which models SiFives FE310 controlling a brushless DC (BLDC) motor.

This library provide the infrastructure to build RISC-V ISS. Currently part of the library are the following implementations adhering to version 2.2 of the 'The RISC-V Instruction Set Manual Volume I: User-Level ISA':

  • RV32IMAC
  • RV32GC
  • RC64I
  • RV64GC

All pass the respective compliance tests. Along with those ISA implementations there is a wrapper implementing the M/S/U modes inlcuding virtual memory management and CSRs as of privileged spec 1.10. The main.cpp in src allows to build a standalone ISS when integrated into a top-level project. For further information please have a look at https://git.minres.com/VP/RISCV-VP.

Last but not least an SystemC wrapper is provided which allows easy integration into SystemC based virtual platforms.

Since DBT-RISE uses a generative approch other needed combinations or custom extension can be generated. For further information please contact info@minres.com.