You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Eyck Jentzsch 18976e2ce4 adapt to newer gdb protocol 2 weeks ago
.settings Adapted generated code to support translation block linking 2 years ago
gen_input adapt to newer gdb protocol 2 weeks ago
incl adapt to newer gdb protocol 2 weeks ago
softfloat modernize build system and cleanup dependencies 1 month ago
src add backend selection 2 weeks ago
.clang-format Added clang-format formatting 2 years ago
.cproject reorganized layout to only contain risc-v stuff 1 year ago
.gitignore reorganized layout to only contain risc-v stuff 1 year ago
.project Updated Eclipse project name 2 years ago
CMakeLists.txt [WIP] 1 month ago
CMakeLists.txt.orig reorganized layout to only contain risc-v stuff 1 year ago
LICENSE Initial commit 2 years ago
README.md Updated description and added reference to VP 6 months ago

README.md

DBT-RISE-RISCV

Core of an instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV .

This repo contains only the code of the RISC-V ISS and can only be used with the DBT_RISE. A complete VP using this ISS can be found at https://git.minres.com/VP/RISCV-VP which models SiFives FE310 controlling a brushless DC (BLDC) motor.

This library provide the infrastructure to build RISC-V ISS. Currently part of the library are the following implementations adhering to version 2.2 of the ‘The RISC-V Instruction Set Manual Volume I: User-Level ISA’:

  • RV32IMAC
  • RV32GC
  • RC64I
  • RV64GC

All pass the respective compliance tests. Along with those ISA implementations there is a wrapper implementing the M/S/U modes inlcuding virtual memory management and CSRs as of privileged spec 1.10. The main.cpp in src allows to build a standalone ISS when integrated into a top-level project. For further information please have a look at https://git.minres.com/VP/RISCV-VP.

Last but not least an SystemC wrapper is provided which allows easy integration into SystemC based virtual platforms.

Since DBT-RISE uses a generative approch other needed combinations or custom extension can be generated. For further information please contact info@minres.com.