DBT-RISE/DBT-RISE-TGC
12
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

renames core(s)

Browse Source
This commit is contained in:
Eyck Jentzsch
2023-08-27 15:17:12 +02:00
parent 0b719a4b57
commit c8a4a4c736
11 changed files with 100 additions and 100 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
gen_input/TGC_C.core_desc
View File

@ -1,8 +1,8 @@
import "ISA/RV32I.core_desc"
import "ISA/RVI.core_desc"
import "ISA/RVM.core_desc"
import "ISA/RVC.core_desc"
Core TGC_C provides RV32I, Zicsr, Zifencei, RV32M, RV32IC {
Core TGC5C provides RV32I, Zicsr, Zifencei, RV32M, RV32IC {
architectural_state {
XLEN=32;
// definitions for the architecture wrapper