stas
/
Firmwares
forked from Firmware/Firmwares
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
39 Commits 3 Branches 0 Tags 2.7 MiB
Commit Graph

39 Commits

Author SHA1 Message Date
Johannes Wirth 6bfe684e73 Create separate xspn-fpga FW 
Add xspn data for different accelerators
 2021-03-04 11:19:35 +01:00
Stanislaw Kaushanski 7f8ddf3201 re-implement wait_for_interrupt and get rid of multiplication in 
check_results for better performance
 2021-01-08 09:30:47 +01:00
Stanislaw Kaushanski 685f25e2ce Passed multi-thread-xspn-vp simulation 2021-01-06 17:27:58 +01:00
Stanislaw Kaushanski 3d93e4b9a5 Give XSPN the address of the input_data array 2021-01-05 12:56:31 +01:00
Stanislaw Kaushanski 62cdc0c7b9 error exit 
Trigger err_exit module to stop the SystemC simualtion if the data check
fails
 2020-12-30 11:37:06 +01:00
Stanislaw Kaushanski 4dbbb73f01 restructure for parallel execution 2020-12-14 12:52:05 +01:00
Stanislaw Kaushanski 0d0d12edff wait for interrupt instead of time delay 2020-12-14 08:43:11 +01:00
Stanislaw Kaushanski db22ccbce5 run 10000 XSPN samples 2020-12-11 17:01:35 +01:00
Stanislaw Kaushanski 06cc727883 200 XSPN samples passed 2020-12-10 15:38:25 +01:00
Stanislaw Kaushanski 50428965e9 Compile XSPN input and ref data in flash memory. 
Comparison of first 15 samples passed.
 2020-12-08 17:07:21 +01:00
Stanislaw Kaushanski afb8a677f1 check first XSPN result value in FW, add gcc_except_table, replace 
self-made printf with one from the lib.
 2020-12-07 12:55:10 +01:00
Stanislaw Kaushanski 1d46ef5fea fix raven_spn cdt project 2020-12-07 08:42:38 +01:00
Stanislaw Kaushanski 01cfbd34fe 1st successful XSPN run. Insert few samples and get one result 2020-12-04 12:34:49 +01:00
Stanislaw Kaushanski 8249a0417e First configuration of the XSPNController 2020-11-04 17:41:56 +01:00
Stanislaw Kaushanski 4720c923cd add SPN configuration 2020-10-02 12:10:43 +02:00
Stanislaw Kaushanski 7d5de86015 start implementing FW to control SPN HW 2020-10-01 17:18:29 +02:00
Stanislaw Kaushanski 62da6407d8 delay instead of sync 2020-09-17 15:39:30 +02:00
Stanislaw Kaushanski 0773f51fd3 fix synchronization 2020-09-17 15:19:14 +02:00
Stanislaw Kaushanski 9e9b644e29 remove unused timer interrupt handler 2020-09-16 15:12:21 +02:00
Stanislaw Kaushanski 9157a42042 raven FW with data and interrupt transfer (based on bldc project) 2020-09-16 10:28:54 +02:00
Stanislaw Kaushanski 4c790f8810 add eclipse project 2020-09-09 08:43:20 +02:00
Stanislaw Kaushanski ba27721c4d run different code depending on the MHARTID reg value 2020-09-04 12:56:12 +02:00
Stanislaw Kaushanski e15e299968 initial FW setup for Raven validation 2020-09-03 11:13:37 +02:00
Stanislaw Kaushanski ce24b0f2f2 build hello fw with GCC Toolchain v2020.04.1 (set GPIO_IOF_EN). Remove obsolete function write_hex 2020-09-02 09:13:01 +02:00
Eyck Jentzsch 830c1382b9 add CDT project files, update binaries 2020-06-18 12:32:41 +02:00
Eyck Jentzsch 27cad2f819 add a few more fw examples 2020-06-18 12:15:52 +02:00
Eyck Jentzsch a96cb14dcf Added doxygen comments and refactored a few functions 2018-10-21 22:48:57 +02:00
Eyck Jentzsch 188bd2b5dd Changed delay calculation for open loop commutation 2018-10-21 22:29:45 +02:00
Eyck Jentzsch 458c75c5e4 some renaming 2018-10-21 00:14:14 +02:00
Eyck Jentzsch 9f9088a110 Changed naming of constants and formatting 2018-10-16 18:51:48 +02:00
Eyck Jentzsch d6db5f7e04 Fixed rxwm setting as it defines the maximum number of received bytes 
*before* the interrupt
 2018-10-05 12:23:39 +02:00
Eyck Jentzsch 2a45030414 Added binary for easy jump start 2018-09-26 09:09:23 +02:00
Eyck Jentzsch 2ebe9541d5 Working version 2018-09-26 08:07:48 +02:00
Eyck Jentzsch a4bfa4e679 cleanup of makefiles 2018-09-25 20:33:05 +02:00
Eyck Jentzsch 038c199c0a cleanup and rename of files 2018-09-25 19:17:28 +02:00
Eyck Jentzsch 3512206d77 Added hello world project 2018-09-25 18:58:24 +02:00
Eyck Jentzsch 215767a724 Sync commit 2018-09-14 14:03:20 +02:00
Eyck Jentzsch 250fa831d0 Initial version of riscv-bldc-forced-communication 2018-08-08 20:59:10 +02:00
DVCon2018 42b87091a4 Initial commit 2018-06-23 10:17:35 +00:00