DBT-RISE-TGC/incl/iss/arch/tgc_c.h

276 lines
8.2 KiB
C
Raw Normal View History

2020-08-20 17:29:36 +02:00
/*******************************************************************************
* Copyright (C) 2017 - 2021 MINRES Technologies GmbH
2020-08-20 17:29:36 +02:00
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3. Neither the name of the copyright holder nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*******************************************************************************/
2021-05-13 15:38:33 +02:00
#ifndef _TGC_C_H_
#define _TGC_C_H_
2020-08-20 17:29:36 +02:00
#include <array>
#include <iss/arch/traits.h>
#include <iss/arch_if.h>
#include <iss/vm_if.h>
namespace iss {
namespace arch {
2021-05-13 15:38:33 +02:00
struct tgc_c;
2020-08-20 17:29:36 +02:00
2021-05-13 15:38:33 +02:00
template <> struct traits<tgc_c> {
2020-08-20 17:29:36 +02:00
2021-05-13 15:38:33 +02:00
constexpr static char const* const core_type = "TGC_C";
2020-08-20 17:29:36 +02:00
static constexpr std::array<const char*, 35> reg_names{
{"X0", "X1", "X2", "X3", "X4", "X5", "X6", "X7", "X8", "X9", "X10", "X11", "X12", "X13", "X14", "X15", "X16", "X17", "X18", "X19", "X20", "X21", "X22", "X23", "X24", "X25", "X26", "X27", "X28", "X29", "X30", "X31", "PC", "NEXT_PC", "PRIV"}};
2020-08-20 17:29:36 +02:00
static constexpr std::array<const char*, 35> reg_aliases{
{"ZERO", "RA", "SP", "GP", "TP", "T0", "T1", "T2", "S0", "S1", "A0", "A1", "A2", "A3", "A4", "A5", "A6", "A7", "S2", "S3", "S4", "S5", "S6", "S7", "S8", "S9", "S10", "S11", "T3", "T4", "T5", "T6", "PC", "NEXT_PC", "PRIV"}};
2020-08-20 17:29:36 +02:00
2021-09-30 19:27:46 +02:00
enum constants {MISA_VAL=0b01000000000000000001000100000100, MARCHID_VAL=0x80000003, XLEN=32, CSR_SIZE=4096, INSTR_ALIGNMENT=2, fence=0, fencei=1, fencevmal=2, fencevmau=3, MUL_LEN=64};
2020-08-20 17:29:36 +02:00
constexpr static unsigned FP_REGS_SIZE = 0;
enum reg_e {
X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, X20, X21, X22, X23, X24, X25, X26, X27, X28, X29, X30, X31, PC, NEXT_PC, PRIV, NUM_REGS,
TRAP_STATE=NUM_REGS,
2020-08-20 17:29:36 +02:00
PENDING_TRAP,
ICOUNT,
CYCLE,
INSTRET
2020-08-20 17:29:36 +02:00
};
using reg_t = uint32_t;
using addr_t = uint32_t;
using code_word_t = uint32_t; //TODO: check removal
using virt_addr_t = iss::typed_addr_t<iss::address_type::VIRTUAL>;
using phys_addr_t = iss::typed_addr_t<iss::address_type::PHYSICAL>;
static constexpr std::array<const uint32_t, 40> reg_bit_widths{
{32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,8,32,32,64,64,64}};
2020-08-20 17:29:36 +02:00
static constexpr std::array<const uint32_t, 40> reg_byte_offsets{
{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80,84,88,92,96,100,104,108,112,116,120,124,128,132,136,137,141,145,153,161}};
2020-08-20 17:29:36 +02:00
static const uint64_t addr_mask = (reg_t(1) << (XLEN - 1)) | ((reg_t(1) << (XLEN - 1)) - 1);
enum sreg_flag_e { FLAGS };
enum mem_type_e { MEM, CSR, FENCE, RES };
enum class opcode_e : unsigned short {
LUI = 0,
AUIPC = 1,
JAL = 2,
JALR = 3,
BEQ = 4,
BNE = 5,
BLT = 6,
BGE = 7,
BLTU = 8,
BGEU = 9,
LB = 10,
LH = 11,
LW = 12,
LBU = 13,
LHU = 14,
SB = 15,
SH = 16,
SW = 17,
ADDI = 18,
SLTI = 19,
SLTIU = 20,
XORI = 21,
ORI = 22,
ANDI = 23,
SLLI = 24,
SRLI = 25,
SRAI = 26,
ADD = 27,
SUB = 28,
SLL = 29,
SLT = 30,
SLTU = 31,
XOR = 32,
SRL = 33,
SRA = 34,
OR = 35,
AND = 36,
FENCE = 37,
ECALL = 38,
EBREAK = 39,
URET = 40,
SRET = 41,
MRET = 42,
WFI = 43,
CSRRW = 44,
CSRRS = 45,
CSRRC = 46,
CSRRWI = 47,
CSRRSI = 48,
CSRRCI = 49,
2021-10-30 12:57:08 +02:00
FENCE_I = 50,
MUL = 51,
MULH = 52,
MULHSU = 53,
MULHU = 54,
DIV = 55,
DIVU = 56,
REM = 57,
REMU = 58,
CADDI4SPN = 59,
CLW = 60,
CSW = 61,
CADDI = 62,
CNOP = 63,
CJAL = 64,
CLI = 65,
CLUI = 66,
CADDI16SP = 67,
__reserved_clui = 68,
CSRLI = 69,
CSRAI = 70,
CANDI = 71,
CSUB = 72,
CXOR = 73,
COR = 74,
CAND = 75,
CJ = 76,
CBEQZ = 77,
CBNEZ = 78,
CSLLI = 79,
CLWSP = 80,
CMV = 81,
CJR = 82,
__reserved_cmv = 83,
CADD = 84,
CJALR = 85,
CEBREAK = 86,
CSWSP = 87,
DII = 88,
MAX_OPCODE
};
2020-08-20 17:29:36 +02:00
};
2021-05-13 15:38:33 +02:00
struct tgc_c: public arch_if {
2020-08-20 17:29:36 +02:00
2021-05-13 15:38:33 +02:00
using virt_addr_t = typename traits<tgc_c>::virt_addr_t;
using phys_addr_t = typename traits<tgc_c>::phys_addr_t;
using reg_t = typename traits<tgc_c>::reg_t;
using addr_t = typename traits<tgc_c>::addr_t;
2020-08-20 17:29:36 +02:00
2021-05-13 15:38:33 +02:00
tgc_c();
~tgc_c();
2020-08-20 17:29:36 +02:00
void reset(uint64_t address=0) override;
uint8_t* get_regs_base_ptr() override;
inline uint64_t get_icount() { return reg.icount; }
inline bool should_stop() { return interrupt_sim; }
inline uint64_t stop_code() { return interrupt_sim; }
inline phys_addr_t v2p(const iss::addr_t& addr){
2021-05-13 15:38:33 +02:00
if (addr.space != traits<tgc_c>::MEM || addr.type == iss::address_type::PHYSICAL ||
2020-08-20 17:29:36 +02:00
addr_mode[static_cast<uint16_t>(addr.access)&0x3]==address_type::PHYSICAL) {
2021-05-13 15:38:33 +02:00
return phys_addr_t(addr.access, addr.space, addr.val&traits<tgc_c>::addr_mask);
2020-08-20 17:29:36 +02:00
} else
return virt2phys(addr);
}
virtual phys_addr_t virt2phys(const iss::addr_t& addr);
virtual iss::sync_type needed_sync() const { return iss::NO_SYNC; }
inline uint32_t get_last_branch() { return reg.last_branch; }
protected:
2021-03-06 08:17:42 +01:00
#pragma pack(push, 1)
2021-05-13 15:38:33 +02:00
struct TGC_C_regs {
uint32_t X0 = 0;
uint32_t X1 = 0;
uint32_t X2 = 0;
uint32_t X3 = 0;
uint32_t X4 = 0;
uint32_t X5 = 0;
uint32_t X6 = 0;
uint32_t X7 = 0;
uint32_t X8 = 0;
uint32_t X9 = 0;
uint32_t X10 = 0;
uint32_t X11 = 0;
uint32_t X12 = 0;
uint32_t X13 = 0;
uint32_t X14 = 0;
uint32_t X15 = 0;
uint32_t X16 = 0;
uint32_t X17 = 0;
uint32_t X18 = 0;
uint32_t X19 = 0;
uint32_t X20 = 0;
uint32_t X21 = 0;
uint32_t X22 = 0;
uint32_t X23 = 0;
uint32_t X24 = 0;
uint32_t X25 = 0;
uint32_t X26 = 0;
uint32_t X27 = 0;
uint32_t X28 = 0;
uint32_t X29 = 0;
uint32_t X30 = 0;
uint32_t X31 = 0;
2021-02-15 19:01:33 +01:00
uint32_t PC = 0;
uint32_t NEXT_PC = 0;
2021-02-15 19:14:52 +01:00
uint8_t PRIV = 0;
2021-03-06 08:17:42 +01:00
uint32_t trap_state = 0, pending_trap = 0;
2020-08-20 17:29:36 +02:00
uint64_t icount = 0;
uint64_t cycle = 0;
uint64_t instret = 0;
2021-03-06 08:17:42 +01:00
uint32_t last_branch;
2020-08-20 17:29:36 +02:00
} reg;
2021-03-06 08:17:42 +01:00
#pragma pack(pop)
2020-08-20 17:29:36 +02:00
std::array<address_type, 4> addr_mode;
uint64_t interrupt_sim=0;
uint32_t get_fcsr(){return 0;}
void set_fcsr(uint32_t val){}
2020-08-20 17:29:36 +02:00
};
}
}
2021-05-13 15:38:33 +02:00
#endif /* _TGC_C_H_ */