This website requires JavaScript.
Explore
Impressum
Datenschutzerklärung
Help
Sign In
Firmware
/
Firmwares
Watch
8
Star
0
Fork
1
You've already forked Firmwares
Code
Issues
Pull Requests
Releases
Wiki
Activity
122
Commits
8
Branches
1
Tag
3.7
MiB
cmakeflow
Commit Graph
4 Commits
Author
SHA1
Message
Date
Eyck Jentzsch
45b6f24dfc
changes coremark build system to use BSP
2024-03-24 21:19:16 +01:00
Eyck Jentzsch
06add2e20d
reduces dhrystone iterations to 20000 for reasonable RTL sim times
2024-03-20 12:24:57 +01:00
Eyck Jentzsch
6ff0161882
adds some consistency fixes for variable ISA settings
2023-12-02 17:41:14 +01:00
Eyck Jentzsch
314ceeb072
rework structure
2023-08-20 15:00:51 +02:00