Eyck Jentzsch
|
142654b0a2
|
Streamline arch descriptions according to latest CoreDSL changes
|
2018-04-24 17:18:24 +02:00 |
Eyck Jentzsch
|
ce98e2ad31
|
Added RV32D extension
|
2018-04-24 15:33:21 +02:00 |
Eyck Jentzsch
|
48ad30dcae
|
Added RV32F extension, fixed RV32M bugs
|
2018-04-24 11:05:11 +02:00 |
Eyck Jentzsch
|
38471b8193
|
Added cycle estimator and remove deprecated functions
|
2018-03-30 17:59:40 +02:00 |
Eyck Jentzsch
|
36be8b87f1
|
Added simple example plugin creating instruction histogram
|
2018-02-11 21:30:52 +00:00 |
Eyck Jentzsch
|
c5a7adcef5
|
Refactored code generation to use custom templates
|
2018-02-09 18:34:26 +00:00 |
Eyck Jentzsch
|
7c2539bff0
|
C++11 refactoring
|
2018-02-06 18:26:55 +00:00 |
Eyck Jentzsch
|
9d40aa3aab
|
Added instruction enumeration and some cleanup
|
2017-12-31 11:27:51 +01:00 |
Eyck Jentzsch
|
873e4257f2
|
Restructured DBT function to encapsulate the compilation process
This should enable the implementation of multi-threading of the
compilation process
|
2017-12-28 17:09:24 +01:00 |
Eyck Jentzsch
|
f1667c195a
|
Initial RV64I verification
|
2017-11-23 14:48:18 +01:00 |
Eyck Jentzsch
|
5d508740fd
|
Fixed 64bit integer base instruction set
|
2017-11-18 00:42:33 +01:00 |
Eyck Jentzsch
|
9970303fa4
|
Changed handling of disassembler output so that tarcing becomes possible
|
2017-10-22 19:29:37 +02:00 |
Eyck Jentzsch
|
b9c910b283
|
clean up class vs. struct
|
2017-10-12 22:41:37 +02:00 |
Eyck Jentzsch
|
d8184abbcc
|
Refactored file dependencies to decouple components
|
2017-09-26 17:48:51 +02:00 |
Eyck Jentzsch
|
b38319f9c2
|
Applied clang-format
|
2017-09-22 11:23:23 +02:00 |
Eyck Jentzsch
|
9a617dab57
|
Restructured project
|
2017-09-21 20:29:23 +02:00 |