DBT-RISE
/
DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

change cache line size to 64

This commit is contained in:
Stanislaw Kaushanski 2024-07-11 14:03:58 +02:00
parent 149b3136d2
commit 9996fd4833
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/iss/arch/wt_cache.h
View File

@ -87,7 +87,7 @@ public:
virtual ~wt_cache() = default; virtual ~wt_cache() = default;
unsigned size{4096}; unsigned size{4096};
unsigned line_sz{32}; unsigned line_sz{64};
unsigned ways{1}; unsigned ways{1};
uint64_t io_address{0xf0000000}; uint64_t io_address{0xf0000000};
uint64_t io_addr_mask{0xf0000000}; uint64_t io_addr_mask{0xf0000000};