DBT-RISE-TGC/riscv/src/main.cpp

149 lines
6.8 KiB
C++
Raw Normal View History

2017-08-27 12:10:38 +02:00
////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2017, MINRES Technologies GmbH
// All rights reserved.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 2. Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// 3. Neither the name of the copyright holder nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
2017-09-22 11:23:23 +02:00
//
2017-08-27 12:10:38 +02:00
// Contributors:
2017-11-27 00:14:41 +01:00
// eyck@minres.com - initial implementation
2017-08-27 12:10:38 +02:00
////////////////////////////////////////////////////////////////////////////////
#include <iostream>
2017-09-22 11:23:23 +02:00
#include <iss/iss.h>
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
#include <boost/lexical_cast.hpp>
2017-10-04 10:31:11 +02:00
#include <boost/program_options.hpp>
#include <iss/arch/riscv_hart_msu_vp.h>
#include <iss/arch/rv32imac.h>
#include <iss/arch/rv64ia.h>
2017-08-27 12:10:38 +02:00
#include <iss/jit/MCJIThelper.h>
2017-09-22 11:23:23 +02:00
#include <iss/log_categories.h>
#include <iss/plugin/instruction_count.h>
2017-08-27 12:10:38 +02:00
2017-09-22 11:23:23 +02:00
namespace po = boost::program_options;
2017-08-27 12:10:38 +02:00
int main(int argc, char *argv[]) {
2017-10-04 10:31:11 +02:00
/*
* Define and parse the program options
*/
po::variables_map clim;
po::options_description desc("Options");
// clang-format off
desc.add_options()
("help,h", "Print help message")
("verbose,v", po::value<int>()->implicit_value(0), "Sets logging verbosity")
2017-11-23 14:48:18 +01:00
("logfile,f", po::value<std::string>(), "Sets default log file.")
2017-10-04 10:31:11 +02:00
("disass,d", po::value<std::string>()->implicit_value(""), "Enables disassembly")
("gdb-port,g", po::value<unsigned>()->default_value(0), "enable gdb server and specify port to use")
("instructions,i", po::value<int64_t>()->default_value(-1), "max. number of instructions to simulate")
2017-10-04 10:31:11 +02:00
("reset,r", po::value<std::string>(), "reset address")
("dump-ir", "dump the intermediate representation")
("elf", po::value<std::vector<std::string>>(), "ELF file(s) to load")
2017-10-04 10:31:11 +02:00
("mem,m", po::value<std::string>(), "the memory input file")
2017-11-23 14:48:18 +01:00
("isa", po::value<std::string>()->default_value("rv32imac"), "isa to use for simulation");
2017-10-04 10:31:11 +02:00
// clang-format on
2017-11-23 14:48:18 +01:00
auto parsed = po::command_line_parser(argc, argv).options(desc).allow_unregistered().run();
2017-09-22 11:23:23 +02:00
try {
2017-11-23 14:48:18 +01:00
po::store(parsed, clim); // can throw
2017-10-04 10:31:11 +02:00
// --help option
if (clim.count("help")) {
std::cout << "DBT-RISE-RiscV simulator for RISC-V" << std::endl << desc << std::endl;
return 0;
2017-09-22 10:11:29 +02:00
}
2017-10-04 10:31:11 +02:00
po::notify(clim); // throws on error, so do after help in case
} catch (po::error &e) {
// there are problems
std::cerr << "ERROR: " << e.what() << std::endl << std::endl;
std::cerr << desc << std::endl;
return 1;
}
2017-11-23 14:48:18 +01:00
std::vector<std::string> args = collect_unrecognized(parsed.options, po::include_positional);
if (clim.count("verbose")) {
auto l = logging::as_log_level(clim["verbose"].as<int>());
2017-10-04 10:31:11 +02:00
LOGGER(DEFAULT)::reporting_level() = l;
LOGGER(connection)::reporting_level() = l;
}
2017-11-23 14:48:18 +01:00
if (clim.count("logfile")) {
2017-10-04 10:31:11 +02:00
// configure the connection logger
2017-11-23 14:48:18 +01:00
auto f = fopen(clim["logfile"].as<std::string>().c_str(), "w");
2017-10-04 10:31:11 +02:00
LOG_OUTPUT(DEFAULT)::stream() = f;
LOG_OUTPUT(connection)::stream() = f;
}
2017-08-27 12:10:38 +02:00
2017-10-04 10:31:11 +02:00
try {
2017-08-27 12:10:38 +02:00
// application code comes here //
iss::init_jit(argc, argv);
2017-10-04 10:31:11 +02:00
bool dump = clim.count("dump-ir");
2017-09-21 20:29:23 +02:00
// instantiate the simulator
2017-10-04 10:31:11 +02:00
std::unique_ptr<iss::vm_if> vm{nullptr};
std::string isa_opt(clim["isa"].as<std::string>());
iss::plugin::instruction_count cc_plugin("riscv/gen_input/src-gen/rv32imac_cyles.txt");
if (isa_opt.substr(0, 4)=="rv64") {
2017-11-23 14:48:18 +01:00
iss::arch::rv64ia* cpu = new iss::arch::riscv_hart_msu_vp<iss::arch::rv64ia>();
vm = iss::create(cpu, clim["gdb-port"].as<unsigned>());
} else if (isa_opt.substr(0, 4)=="rv32") {
2017-11-23 14:48:18 +01:00
iss::arch::rv32imac* cpu = new iss::arch::riscv_hart_msu_vp<iss::arch::rv32imac>();
vm = iss::create(cpu, clim["gdb-port"].as<unsigned>());
// vm->register_plugin(cc_plugin);
2017-08-27 12:10:38 +02:00
} else {
2017-11-23 14:48:18 +01:00
LOG(ERROR) << "Illegal argument value for '--isa': " << clim["isa"].as<std::string>() << std::endl;
return 127;
2017-09-21 20:29:23 +02:00
}
2017-11-23 14:48:18 +01:00
if (clim.count("elf"))
for (std::string input : clim["elf"].as<std::vector<std::string>>())
vm->get_arch()->load_file(input);
2017-11-23 14:48:18 +01:00
if (clim.count("mem"))
2017-10-04 10:31:11 +02:00
vm->get_arch()->load_file(clim["mem"].as<std::string>(), iss::arch::traits<iss::arch::rv32imac>::MEM);
2017-11-23 14:48:18 +01:00
for (std::string input : args) vm->get_arch()->load_file(input);// treat remaining arguments as elf files
2017-10-04 10:31:11 +02:00
if (clim.count("disass")) {
vm->setDisassEnabled(true);
2017-09-22 11:23:23 +02:00
LOGGER(disass)::reporting_level() = logging::INFO;
2017-10-04 10:31:11 +02:00
auto file_name = clim["disass"].as<std::string>();
2017-09-22 10:11:29 +02:00
if (file_name.length() > 0) {
LOG_OUTPUT(disass)::stream() = fopen(file_name.c_str(), "w");
LOGGER(disass)::print_time() = false;
LOGGER(disass)::print_severity() = false;
}
2017-09-21 20:29:23 +02:00
}
2017-10-04 10:31:11 +02:00
if (clim.count("reset")) {
auto str = clim["reset"].as<std::string>();
auto start_address = str.find("0x") == 0 ? std::stoull(str.substr(2), 0, 16) : std::stoull(str, 0, 10);
vm->reset(start_address);
2017-09-21 20:29:23 +02:00
} else {
2017-10-04 10:31:11 +02:00
vm->reset();
2017-08-27 12:10:38 +02:00
}
2017-09-22 20:09:29 +02:00
int64_t cycles = -1;
cycles = clim["instructions"].as<int64_t>();
return vm->start(cycles, dump);
2017-09-22 11:23:23 +02:00
} catch (std::exception &e) {
LOG(ERROR) << "Unhandled Exception reached the top of main: " << e.what() << ", application will now exit"
<< std::endl;
2017-10-04 10:31:11 +02:00
return 2;
2017-08-27 12:10:38 +02:00
}
}