VP/HIFIVE1-VP
8
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
140 Commits 4 Branches 0 Tags
48ffdd2d1b8711ccf5d3862179edffa04502b353
Commit Graph
100 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
eyck 48ffdd2d1b [WIP] 2020-05-31 16:41:33 +02:00
eyck 2099e61706 cleanup 2020-05-30 14:18:28 +02:00
eyck d1a1fad361 modernize build system and cleanup dependencies 2020-05-30 14:16:27 +02:00
eyck ad1d9463aa get all compile clean 2020-05-30 11:31:46 +02:00
eyck 518daf70f7 Merge branch 'feature/interpreter' into develop 2020-05-29 08:55:13 +02:00
eyck 61e386a700 [WIP] basic infrastructure working 2020-04-13 17:04:34 +02:00
eyck 31c4d467ee [WIP] implement basic infrastructure 2020-04-12 12:46:20 +02:00
eyck a66c2c5dca [WIP] integrate tcc via conan pkg 2020-04-10 17:15:35 +02:00
eyck 086021da31 fxi inconsitency in CLI parser 2020-04-10 17:14:29 +02:00
eyck 3b9fdfde0a update scc 2020-04-05 20:06:42 +02:00
eyck 7769d26f20 Moved dbt-core and riscv submodules 2020-01-12 21:14:37 +01:00
eyck d6c6d181aa Merge branch 'develop' of https://git.minres.com/VP/RISCV-VP.git into 
develop

Conflicts:
	conanfile.txt
	dbt-core
	platform/src/CLIParser.cpp
	riscv
	scc
 2020-01-09 19:47:23 +01:00
eyck ad1804d23e Updated to latest scc version 2020-01-09 19:40:19 +01:00
eyck 6b85f42c3e Updated submodules 2020-01-07 16:40:36 +01:00
eyck be0c930879 Adapted to latest changes in SCC and DBT_RISE(-RISCV) repos 2019-12-09 00:45:25 +00:00
eyck c199db7bfd Fixed C++11 compatibility 2019-07-16 15:54:15 +02:00
eyck 255b379c20 Updated to latest versions 2019-07-14 16:51:43 +02:00
eyck 319240ebcd Merge branch 'develop' 
# Conflicts:
#	README.md
 2019-06-29 15:47:45 +02:00
eyck a53adf3bc2 Fixed a wrong link 2019-06-29 13:39:17 +00:00
eyck e1424c9848 Updated README to reflect latest cahnges 2019-06-29 13:04:58 +00:00
eyck eae2095faa Updated reference 2019-06-28 22:44:29 +02:00
eyck 74601e280e Merge branch 'master' of https://git.minres.com/VP/RISCV.git 2019-06-28 22:43:24 +02:00
eyck a2b49dd66c Updated submodules 2019-06-28 22:18:53 +02:00
eyck 679f311c52 Fixed clint interrupt method invokation 2019-06-28 20:59:16 +02:00
eyck 9ba1482fc2 Cleanup dependencies 2019-06-18 19:21:51 +00:00
eyck d20564c135 Bumped scc 2019-06-15 20:50:42 +00:00
eyck aa6c308eaa Enhanced CLI parsing to allow non-option values 2019-06-15 20:23:01 +00:00
eyck d2a9b1a744 Bumped SystemC version 2019-06-15 20:21:50 +00:00
eyck 19da33fb20 Reorganized repo layout 2019-06-11 19:26:49 +00:00
eyck eb8365f4c3 Updated SC-Components 2019-04-11 05:40:02 +00:00
eyck cb3a0d8411 Merge branch 'develop' 2019-01-10 11:15:02 +00:00
eyck d5d236bf10 Adapted changes in SCC 2018-11-24 21:38:02 +01:00
eyck 769610d6fc Improved disassembly of running ISS 2018-11-24 20:29:24 +01:00
eyck df03e90181 Adapted to vm_base refactoring (move into llvm package) 2018-11-22 20:28:36 +01:00
eyck 58a446e6bc Refoctored to to move SystemC wrapper into riscv library 2018-11-19 20:39:11 +01:00
eyck a576fdf8e5 Cleanup of templates 2018-11-19 10:45:50 +01:00
eyck 976777a039 Updated submodules 2018-11-12 19:41:23 +01:00
eyck dd7b0f380a Cleanup 2018-11-12 19:38:16 +01:00
eyck d160a34c5d Refactored arch_if to save unneeded constructor calls 2018-11-12 19:36:45 +01:00
eyck 8092326437 Changed name to get consistent 2018-11-12 19:36:44 +01:00
eyck 20b3665003 Back-ported DVCon turorial changes 2018-11-12 19:36:44 +01:00
eyck 124a308ffa Fixed a type which rendered a link useless 2018-07-28 08:10:26 +00:00
eyck 62c4311c31 Updated repository references 2018-07-28 10:07:00 +02:00
eyck 0bf4933372 Added link to original repo 2018-07-28 10:02:28 +02:00
eyck 38099e3fc6 Added ADC, H-Bridge and motor models, refactored project structure 2018-07-28 09:45:49 +02:00
eyck 100822810f Added entire system incl. terminal and MCP3008 ADC connected via SPI 2018-07-23 22:46:30 +02:00
eyck a899d30556 Implemented basic HiFive1-like platform with PLL,tracing etc. 2018-07-13 20:04:07 +02:00
eyck b28595445c Extended README and clenaed up lauch configurations 2018-07-12 17:44:06 +02:00
eyck fede5b2af1 Changed SystemC model to model a platform in a system. Added dedicated 
UART Terminal connected via tlm_signals
 2018-07-12 15:27:36 +02:00
eyck a3baa45b00 Updated SystemC CCI to 1.0 2018-07-11 19:19:41 +02:00
eyck 22426ad2ff Removed poco package as it is not used 2018-07-11 19:12:24 +02:00
eyck e2cb2aff20 Updated DBT-RISE library 2018-07-11 17:44:42 +02:00
eyck 51bfb02c33 Changed Seasocks lib setting 2018-07-10 19:01:31 +02:00
eyck bd60e4dbe1 Fixed missing check for unset CMAKE_BUILD_TYPE 2018-07-10 18:25:14 +02:00
eyck 282ff6964b Fixed typo in CMakeList.txt 2018-05-15 20:10:13 +02:00
eyck dfcc3ace66 Adapted generated code to support translation block linking 2018-05-15 18:50:11 +02:00
eyck 5b6dc36c9d Fixed validation errors in core dsl files. 2018-05-09 12:14:59 +02:00
eyck 19b660962b Adapted descriptions to improved Core DSL and regenerated code 2018-05-01 18:33:55 +02:00
eyck 9ad29ddb64 Merge branch 'develop' 
Conflicts:
	.cproject
	dbt-core
	sc-components
 2018-04-27 20:24:19 +02:00
eyck 483b28f8a0 Updated submodules 2018-04-27 20:21:43 +02:00
eyck a451bc0855 Updated submodules 2018-04-27 20:20:20 +02:00
eyck 371876e39a Moved to dbt-core latest 2018-04-27 20:10:47 +02:00
eyck 2e26be362a Adapted plugin behavior obeying availabiltiy of instrumentation 
interface and updated CMake files

Conflicts:
	dbt-core
 2018-04-27 20:07:24 +02:00
eyck fc17686ff1 Cleanup of settings 2018-04-27 19:53:52 +02:00
eyck 1102449d38 Made plugin call configurable 2018-04-24 23:12:07 +02:00
eyck 292e2dbb89 Cleanup of SC wrapper 2018-04-24 19:03:30 +02:00
eyck cff4b1d33b template cleanup 2018-04-24 19:02:21 +02:00
eyck 142654b0a2 Streamline arch descriptions according to latest CoreDSL changes 2018-04-24 17:18:24 +02:00
eyck 65ceedd157 Updated compressed instructions for RV32D 2018-04-24 15:48:42 +02:00
eyck 96700d00f9 Merge remote-tracking branch 'origin/develop' into develop 2018-04-24 15:36:21 +02:00
eyck c9e4730502 Updated sc-components 2018-04-24 15:33:43 +02:00
eyck ce98e2ad31 Added RV32D extension 2018-04-24 15:33:21 +02:00
eyck 48ad30dcae Added RV32F extension, fixed RV32M bugs 2018-04-24 11:05:11 +02:00
eyck bc7450dad2 Added softfloat library into top level build system 2018-04-24 10:26:55 +02:00
eyck dcaf5467e8 Added Berkeley softfloat library 
(http://www.jhauser.us/arithmetic/SoftFloat.html) with RISCV
specialization and cmake build
 2018-04-24 10:25:37 +02:00
eyck ec6a4877ba Updated Eclipse project name 2018-04-09 20:05:18 +02:00
eyck 4e2da9b89d Set dbt-core to master 2018-04-06 03:22:02 +02:00
eyck fcb04f6141 Updated referenced dbt-core 2018-04-06 03:21:06 +02:00
eyck 48a2ddb149 Adapted plugin behavior obeying availabiltiy of instrumentation 
interface and updated CMake files
 2018-04-06 02:45:11 +02:00
eyck b11642dca2 Updated dbt-core version 2018-04-06 01:52:56 +02:00
eyck c8d5a7f616 Moved to cmake4eclipse builder 2018-04-06 01:44:07 +02:00
eyck 38471b8193 Added cycle estimator and remove deprecated functions 2018-03-30 17:59:40 +02:00
eyck a690981957 Updated CMake settings 2018-03-28 10:29:45 +02:00
eyck 3ea9651665 Added use of CCI and support of LLVM 5.0 
changed load_file to adhere to API change in DBT-RISE
 2018-03-27 19:49:11 +02:00
eyck 36be8b87f1 Added simple example plugin creating instruction histogram 2018-02-11 21:30:52 +00:00
eyck c5a7adcef5 Refactored code generation to use custom templates 2018-02-09 18:34:26 +00:00
eyck 7c2539bff0 C++11 refactoring 2018-02-06 18:26:55 +00:00
eyck cb8b5e6d4b Fixed conen intergation in CMake and added '-march=native' switch 2017-12-31 10:56:33 +00:00
eyck 9d40aa3aab Added instruction enumeration and some cleanup 2017-12-31 11:27:51 +01:00
eyck 873e4257f2 Restructured DBT function to encapsulate the compilation process 
This should enable the implementation of multi-threading of the
compilation process
 2017-12-28 17:09:24 +01:00
eyck b4871ac725 Preparation for multi-threading/multi-core DBT 2017-12-07 22:37:43 +01:00
eyck 9f22381088 Fixed transaction linking and gpio visualization 2017-11-27 00:15:20 +01:00
eyck c9fd1303ce Fixed license header 2017-11-27 00:14:41 +01:00
eyck 04b5b6b202 Added JSON dump 2017-11-24 10:05:59 +01:00
eyck 0ee1deb675 Merge branch 'develop' of https://github.com/Minres/DBT-RISE-RiscV.git 
into develop

Conflicts:
	dbt-core
 2017-11-24 07:12:17 +01:00
eyck cb496a9543 Added configurability of WS output 2017-11-24 07:02:28 +01:00
eyck f1667c195a Initial RV64I verification 2017-11-23 14:48:18 +01:00
eyck 7b7648d8cc Updated referenced repo 2017-11-23 11:27:35 +01:00
eyck a455932430 Fixed wrong command 2017-11-23 11:24:25 +01:00
eyck 5d508740fd Fixed 64bit integer base instruction set 2017-11-18 00:42:33 +01:00