VP/HIFIVE1-VP
8
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Merge branch 'master' of https://git.minres.com/VP/RISCV.git

Browse Source
This commit is contained in:
Eyck Jentzsch
2019-06-28 22:43:17 +02:00
parent a2b49dd66c cb3a0d8411
commit 74601e280e
4 changed files with 7 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
dbt-core

Submodule dbt-core updated: a9d808088e...dd900f0105

2
external/elfio vendored

Submodule external/elfio updated: 1fdbb64235...580da2467b

4
platform/src/sysc/plic.cpp
View File

@ -50,7 +50,11 @@ plic::plic(sc_core::sc_module_name nm)
{
regs->registerResources(*this);
// register callbacks
<<<<<<< HEAD
regs->claim_complete.set_write_cb([this](scc::sc_register<uint32_t>& reg, const uint32_t& v, sc_core::sc_time d) -> bool {
=======
regs->claim_complete.set_write_cb([this](scc::sc_register<uint32_t>& reg, uint32_t v, sc_core::sc_time d) -> bool {
>>>>>>> branch 'master' of https://git.minres.com/VP/RISCV.git
reg.put(v);
reset_pending_int(v);
// std::cout << "Value of register: 0x" << std::hex << reg << std::endl;

2
scc

Submodule scc updated: 19a0c10fc2...2fd0f2c07f