Added link to original repo

This commit is contained in:
eyck committed 2018-07-28 10:02:28 +02:00
1 parent 38099e3fc6
commit 0bf4933372
1 file changed
+1 -1
+1 -1
View File
@@ -1,5 +1,5 @@
# DBT-RISE-RISCV
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV.
**DBT-RISE-RISCV README**