Added link to original repo
This commit is contained in:
1 parent
38099e3fc6
commit
0bf4933372
1 file changed
+1
-1
@@ -1,5 +1,5 @@
|
||||
# DBT-RISE-RISCV
|
||||
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA
|
||||
Am instruction set simulator based on DBT-RISE implementing the RISC-V ISA. The project is hosted at https://git.minres.com/DBT-RISE/DBT-RISE-RISCV.
|
||||
|
||||
**DBT-RISE-RISCV README**
|
||||
|
||||
|
||||
Reference in new issue
Block a user