Mirrors/RISCV-VP
7
0
Fork 3
mirror of https://github.com/Minres/RISCV-VP.git synced 2026-03-17 14:13:23 +00:00
Code Issues Packages Projects Releases Wiki Activity

updates submodules and adds eth channel to configure transmission delay

Browse Source
This commit is contained in:
Eyck Jentzsch
2026-02-08 17:49:11 +01:00
committed by Eyck Jentzsch
parent 5dae7e43f3
commit 209fea4179
5 changed files with 64 additions and 41 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/vp/tb.cpp
View File

@@ -22,8 +22,10 @@ tb::tb(const sc_core::sc_module_name& nm)
top.t0_clear_i(t0_clear_i);
top.t0_tick_i(t0_tick_i);
top.mspi0(spi());
top.eth0_tx(top.eth1_rx);
top.eth1_tx(top.eth0_rx);
top.eth0_tx(eth0to1.tsck);
eth0to1.isck(top.eth1_rx);
top.eth1_tx(eth1to0.tsck);
eth1to0.isck(top.eth0_rx);
spi(0)(qspi_mem.spi_t);
top.clk_i(clk_i);
clk_i = 10_ns;

2
src/vp/tb.h
View File

@@ -7,6 +7,7 @@
#ifndef SRC_VP_TB_H_
#define SRC_VP_TB_H_
#include "eth/eth_tlm.h"
#include "system.h"
#include <generic/rst_gen.h>
#include <generic/spi_mem.h>
@@ -29,6 +30,7 @@ public:
sc_core::sc_vector<sc_core::sc_signal<bool>> t0_clear_i{"t0_clear_i", vpvper::minres::timer::CLEAR_CNT};
sc_core::sc_vector<sc_core::sc_signal<bool>> t0_tick_i{"t0_tick_i", vpvper::minres::timer::TICK_CNT - 1};
spi::spi_channel spi{"spi", 1};
eth::eth_channel eth0to1{"eth0to1"}, eth1to0{"eth1to0"};
vpvper::generic::spi_mem qspi_mem{"qspi_mem"};
sc_core::sc_signal<sc_core::sc_time> clk_i{"clk_i"};
};