mirror of
https://github.com/Minres/RISCV-VP.git
synced 2026-02-27 19:01:42 +00:00
35 lines
779 B
C++
35 lines
779 B
C++
/*
|
|
* Copyright (c) 2019 -2021 MINRES Technolgies GmbH
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "tb.h"
|
|
#include <sysc/kernel/sc_time.h>
|
|
|
|
namespace vp {
|
|
|
|
SC_HAS_PROCESS(tb);
|
|
tb::tb(const sc_core::sc_module_name& nm)
|
|
: sc_core::sc_module(nm) {
|
|
top.erst_n(rst_n);
|
|
rst_gen.rst_o(rst_n);
|
|
top.pins_o(pins_o);
|
|
top.pins_i(pins_i);
|
|
top.pins_oe_o(pins_oe_o);
|
|
top.uart0_rx_i(uart0_rx_i);
|
|
top.uart0_tx_o(uart0_tx_o);
|
|
top.t0_clear_i(t0_clear_i);
|
|
top.t0_tick_i(t0_tick_i);
|
|
top.mspi0(spi());
|
|
top.eth0_tx(eth0to1.tsck);
|
|
eth0to1.isck(top.eth1_rx);
|
|
top.eth1_tx(eth1to0.tsck);
|
|
eth1to0.isck(top.eth0_rx);
|
|
spi(0)(qspi_mem.spi_t);
|
|
top.clk_i(clk_i);
|
|
clk_i = 10_ns;
|
|
rst_gen.active_level = false;
|
|
}
|
|
} // namespace vp
|