Eyck Jentzsch
|
9d9008a3a2
|
fix pointer mess
|
2022-04-26 15:35:17 +02:00 |
Eyck Jentzsch
|
a92b84bef4
|
add code word access for ISS plugins
|
2022-04-25 14:18:19 +02:00 |
Eyck-Alexander Jentzsch
|
58311b37db
|
Merge branch 'feature/reduced_output' of
https://git.minres.com/DBT-RISE/DBT-RISE-TGC.git into
feature/reduced_output
|
2022-03-28 11:16:09 +02:00 |
Eyck-Alexander Jentzsch
|
2bba5645c3
|
adds functionality to reduce the output
|
2022-02-16 10:13:29 +01:00 |
Eyck-Alexander Jentzsch
|
4c363f4073
|
adds additional functionality by fetching delay information
|
2022-02-11 11:28:00 +01:00 |
Eyck Jentzsch
|
09b0f0d0c8
|
fix cycle estimation plugin
|
2022-02-01 21:14:50 +01:00 |
Eyck Jentzsch
|
98b418ff43
|
fix JSON reading
|
2022-02-01 19:28:11 +01:00 |
Eyck Jentzsch
|
059bd0d371
|
rework cycle estimation
|
2022-02-01 19:03:45 +01:00 |
Eyck-Alexander Jentzsch
|
7578906310
|
adds coverage plugin
|
2022-01-31 21:38:18 +01:00 |
Eyck Jentzsch
|
eb2ca33e5a
|
remove unused sources
|
2021-10-12 15:17:56 +02:00 |
Eyck Jentzsch
|
f0ada1ba8c
|
add MSVC 16 compatibility
|
2021-10-10 19:06:41 +02:00 |
Eyck Jentzsch
|
9534d58d01
|
regenerated sources and and add opcode enum to headers
Conflicts:
gen_input/CoreDSL-Instruction-Set-Description
|
2021-03-01 06:26:33 +00:00 |
Eyck Jentzsch
|
67d9beb7bd
|
reorganized layout to only contain risc-v stuff
|
2019-06-11 16:49:37 +00:00 |