DBT-RISE/DBT-RISE-TGC
12
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

corrects tcc template when using floating point

Browse Source
This commit is contained in:
Eyck-Alexander Jentzsch 2025-04-02 11:53:55 +02:00
parent 07f394d5ff
commit b01c9b27e5
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
gen_input/templates/tcc/CORENAME.cpp.gtl
View File

@ -159,13 +159,22 @@ if(fcsr != null) {%>
} }
} }
value NaNBox64(tu_builder& tu, value NaNBox64_val){ value NaNBox64(tu_builder& tu, value NaNBox64_val){
<<<<<<< HEAD
throw new std::runtime_error("tcc does not support Registers wider than 64 bits"); throw new std::runtime_error("tcc does not support Registers wider than 64 bits");
/*if(static_cast<uint32_t>(traits::FLEN) == 64) /*if(static_cast<uint32_t>(traits::FLEN) == 64)
=======
if(static_cast<uint32_t>(traits::FLEN) == 64)
>>>>>>> 879e44b (corrects tcc template when using floating point)
return tu.ext(NaNBox64_val, traits::FLEN, false); return tu.ext(NaNBox64_val, traits::FLEN, false);
else { else {
throw new std::runtime_error("tcc does not support Registers wider than 64 bits");
auto box = tu.assignment(tu.logical_neg((tu.ext(0, 128, false))), traits::FLEN) ; auto box = tu.assignment(tu.logical_neg((tu.ext(0, 128, false))), traits::FLEN) ;
return tu.ext((tu.bitwise_or(tu.shl(box, 64), NaNBox64_val)), traits::FLEN, false); return tu.ext((tu.bitwise_or(tu.shl(box, 64), NaNBox64_val)), traits::FLEN, false);
<<<<<<< HEAD
}*/ }*/
=======
}
>>>>>>> 879e44b (corrects tcc template when using floating point)
} }
<%}%> <%}%>
private: private: