DBT-RISE
/
DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

adds logo to imported instance

This commit is contained in:
Eyck Jentzsch 2023-05-02 08:17:17 +02:00
parent d70489cbb8
commit 974d64a627
4 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
contrib/.gitignore vendored
View File

@ -1,2 +1,3 @@
/results /results
/cwr /cwr
/*.xml

BIN
contrib/minres.png Executable file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 25 KiB

1
contrib/tgc_import.tcl
View File

@ -44,6 +44,7 @@ set block SYSTEM_LIBRARY:${top_design_name}
::pct::set_background_color_rgb $block 255 255 255 255 ::pct::set_background_color_rgb $block 255 255 255 255
::pct::create_instance SYSTEM_LIBRARY:${top_design_name} ${hardware} ${model_prefix}${top_design_name}${model_postfix} ${encap_name} ${encap_name}() ::pct::create_instance SYSTEM_LIBRARY:${top_design_name} ${hardware} ${model_prefix}${top_design_name}${model_postfix} ${encap_name} ${encap_name}()
::pct::set_bounds i_${top_design_name} 200 300 100 400 ::pct::set_bounds i_${top_design_name} 200 300 100 400
::pct::set_image i_${top_design_name} "$scriptDir/minres.png" center center false true
# export the result as component # export the result as component
::pct::export_system_library ${top_design_name} ${top_design_name}.xml ::pct::export_system_library ${top_design_name} ${top_design_name}.xml

4
contrib/tgc_import_tb.tcl
View File

@ -37,8 +37,8 @@ puts "connecting reset/clock"
::pct::add_ports_to_connection C_rst i_Bus/Rst ::pct::add_ports_to_connection C_rst i_Bus/Rst
puts "setting parameters for DBT-RISE-TGC/Bus and memory components" puts "setting parameters for DBT-RISE-TGC/Bus and memory components"
::pct::set_param_value $hardware/i_core_complex {Scml Properties} elf_file ${FW_name} ::pct::set_param_value $hardware/i_${top_design_name} {Scml Properties} elf_file ${FW_name}
::pct::set_address i_core_complex/initiator:i_Memory_Generic/MEM 0x0 ::pct::set_address $hardware/i_${top_design_name}/initiator:i_Memory_Generic/MEM 0x0
::pct::set_main_configuration Default {{#include <scc/report.h>} {::scc::init_logging(::scc::LogConfig().logLevel(::scc::log::INFO).coloredOutput(false).logAsync(false));} {} {} {}} ::pct::set_main_configuration Default {{#include <scc/report.h>} {::scc::init_logging(::scc::LogConfig().logLevel(::scc::log::INFO).coloredOutput(false).logAsync(false));} {} {} {}}
::pct::set_main_configuration Debug {{#include <scc/report.h>} {::scc::init_logging(::scc::LogConfig().logLevel(::scc::log::DEBUG).coloredOutput(false).logAsync(false));} {} {} {}} ::pct::set_main_configuration Debug {{#include <scc/report.h>} {::scc::init_logging(::scc::LogConfig().logLevel(::scc::log::DEBUG).coloredOutput(false).logAsync(false));} {} {} {}}