DBT-RISE
/
DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

removes tcc sim stop when writing to tohost

This commit is contained in:
Eyck-Alexander Jentzsch 2024-05-11 15:16:46 +02:00
parent ee6a11dae6
commit 001c6349f7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/iss/arch/riscv_hart_m_p.h
View File

@ -1126,7 +1126,7 @@ iss::status riscv_hart_m_p<BASE, FEAT>::write_mem(phys_addr_t paddr, unsigned le
this->reg.trap_state = std::numeric_limits<uint32_t>::max(); this->reg.trap_state = std::numeric_limits<uint32_t>::max();
this->interrupt_sim = hostvar; this->interrupt_sim = hostvar;
#ifndef WITH_TCC #ifndef WITH_TCC
throw(iss::simulation_stopped(hostvar)); // throw(iss::simulation_stopped(hostvar));
#endif #endif
break; break;
case 0x0101: { case 0x0101: {