Mirrors/RISCV-VP
6
0
Fork 3
mirror of https://github.com/Minres/RISCV-VP.git synced 2026-04-19 04:55:11 +01:00
Code Issues Packages Projects Releases Wiki Activity

updates submodules to make CSR register reporting configurable

Browse Source
This commit is contained in:
Eyck Jentzsch
2026-04-18 11:37:49 +02:00
parent 0c4710119e
commit b977ccd6c9
4 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
dbt-rise-core
+1 -1
Submodule dbt-rise-core updated: c1def072d5...daa01b4233
dbt-rise-riscv
+1 -1
Submodule dbt-rise-riscv updated: 4db3ef171e...9d40aa830d
scc
+1 -1
Submodule scc updated: 62e6089915...2e58c0e32e
src/sc_main.cpp
+1
View File
@@ -42,6 +42,7 @@ jmp_buf abrt;
void ABRThandler(int sig) { longjmp(abrt, sig); }
int sc_main(int argc, char* argv[]) {
// setenv("DBT_RISE_DISABLE_FULL_REGISTER_LIST", "1", 1);
signal(SIGINT, ABRThandler);
signal(SIGABRT, ABRThandler);
signal(SIGSEGV, ABRThandler);