mirror of
https://github.com/Minres/RISCV-VP.git
synced 2026-09-22 18:52:28 +01:00
updates submodules to make CSR register reporting configurable
This commit is contained in:
@@ -42,6 +42,7 @@ jmp_buf abrt;
|
||||
void ABRThandler(int sig) { longjmp(abrt, sig); }
|
||||
|
||||
int sc_main(int argc, char* argv[]) {
|
||||
// setenv("DBT_RISE_DISABLE_FULL_REGISTER_LIST", "1", 1);
|
||||
signal(SIGINT, ABRThandler);
|
||||
signal(SIGABRT, ABRThandler);
|
||||
signal(SIGSEGV, ABRThandler);
|
||||
|
||||
Reference in New Issue
Block a user