Mirrors/RISCV-VP
7
0
Fork 1
mirror of https://github.com/Minres/RISCV-VP.git synced 2026-01-12 09:24:53 +00:00
Code Issues Packages Projects Releases Wiki Activity

adds separate clock for aclints mtime register

Browse Source
This commit is contained in:
Eyck Jentzsch
2025-08-12 11:18:15 +02:00
parent 58cd8e7b07
commit 8eff2d4ccf
3 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/vp/system.cpp
View File

@@ -19,6 +19,8 @@ system::system(sc_core::sc_module_name nm)
: sc_core::sc_module(nm)
, NAMED(ahb_router, 3, 2)
, NAMED(apbBridge, PipelinedMemoryBusToApbBridge_map.size(), 1) {
mtime_clk = (1.0 / 32768) * 1_sec;
core_complex.ibus(ahb_router.target[0]);
core_complex.dbus(ahb_router.target[1]);
@@ -53,6 +55,7 @@ system::system(sc_core::sc_module_name nm)
qspi.rst_i(rst_s);
core_complex.rst_i(rst_s);
aclint.mtime_clk_i(mtime_clk);
aclint.mtime_o(mtime_s);
aclint.mtime_int_o(mtime_int_s);
aclint.msip_int_o(msip_int_s);