Mirrors/RISCV-VP
6
0 Fork 3
mirror of https://github.com/Minres/RISCV-VP.git synced 2026-10-23 01:41:13 +01:00
Code Issues Packages Projects Releases Wiki Activity

updates submodules

Browse Source
This commit is contained in:
eyck committed 2025-12-14 17:16:23 +01:00
1 parent f234849bd1
commit 1b5585b395
5 files changed
+5 -5
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

dbt-rise-core
+1 -1
Submodule dbt-rise-core updated: cc0de2d95c...2298db9905.
dbt-rise-riscv
+1 -1
Submodule dbt-rise-riscv updated: 4990d15a35...6c83288ae0.
scc
+1 -1
Submodule scc updated: c54fc1b084...b4fa07abff.
src/vp/system.h
+1 -1
View File
@@ -66,7 +66,7 @@ private:
sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS> rst_s{"rst_s"};
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> irq_int_s{"irq_int_s", 32};
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> clint_int_s{"clint_int_s", 16};
sc_core::sc_vector<sc_core::sc_signal<bool, sc_core::SC_MANY_WRITERS>> clint_int_s{"clint_int_s", 32};
sc_core::sc_signal<uint64_t> mtime_s{"mtime_s"};
void gen_reset();
};
vpvper
+1 -1
Submodule vpvper updated: d9c206f61a...d0351571e2.