Firmware/ThreadX4TGFS
8
0
Fork 2
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

corrects interrupt disable and restore macros

Browse Source 
Turns out the port was really that shitty
This commit is contained in:
Eyck-Alexander Jentzsch
2026-03-22 21:14:39 +01:00
parent 78163ebb99
commit b8d4472657
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
port/threadx/inc/tx_port.h
View File

@@ -348,13 +348,13 @@ ULONG _tx_thread_interrupt_control(unsigned int new_posture);
/* Atomically read mstatus into tx_saved_posture and clear bit 3 of mstatus. */ /* Atomically read mstatus into tx_saved_posture and clear bit 3 of mstatus. */
#define TX_DISABLE \ #define TX_DISABLE \
{ \ { \
__asm__("csrrci %0, mstatus, 0x08" : "=r"(tx_saved_posture) :); \ __asm__ volatile("csrrci %0, mstatus, 0x08" : "=r"(tx_saved_posture) : : "memory"); \
}; };
/* We only care about mstatus.mie (bit 3), so mask tx_saved_posture and write to mstatus. */ /* We only care about mstatus.mie (bit 3), so mask tx_saved_posture and write to mstatus. */
#define TX_RESTORE \ #define TX_RESTORE \
{ \ { \
register ULONG __tempmask = tx_saved_posture & 0x08; \ register ULONG __tempmask = tx_saved_posture & 0x08; \
__asm__("csrrs x0, mstatus, %0 \n\t" : : "r"(__tempmask) :); \ __asm__ volatile("csrrs x0, mstatus, %0" : : "r"(__tempmask) : "memory"); \
}; };
#endif #endif