206 lines
8.4 KiB
C
206 lines
8.4 KiB
C
/*
|
|
* Copyright (c) 2023 - 2024 MINRES Technologies GmbH
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Generated at 2024-03-28 11:32:47 UTC
|
|
* by peakrdl_mnrs version 1.2.4
|
|
*/
|
|
|
|
#ifndef _BSP_APB3UART_H
|
|
#define _BSP_APB3UART_H
|
|
|
|
#include <stdint.h>
|
|
|
|
typedef struct __attribute((__packed__)) {
|
|
volatile uint32_t RX_TX_REG;
|
|
volatile uint32_t INT_CTRL_REG;
|
|
volatile uint32_t CLK_DIVIDER_REG;
|
|
volatile uint32_t FRAME_CONFIG_REG;
|
|
volatile uint32_t STATUS_REG;
|
|
}apb3uart_t;
|
|
|
|
#define UART_RX_TX_REG_DATA_OFFS 0
|
|
#define UART_RX_TX_REG_DATA_MASK 0xff
|
|
#define UART_RX_TX_REG_DATA(V) ((V & UART_RX_TX_REG_DATA_MASK) << UART_RX_TX_REG_DATA_OFFS)
|
|
|
|
#define UART_RX_TX_REG_RX_AVAIL_OFFS 14
|
|
#define UART_RX_TX_REG_RX_AVAIL_MASK 0x1
|
|
#define UART_RX_TX_REG_RX_AVAIL(V) ((V & UART_RX_TX_REG_RX_AVAIL_MASK) << UART_RX_TX_REG_RX_AVAIL_OFFS)
|
|
|
|
#define UART_RX_TX_REG_TX_FREE_OFFS 15
|
|
#define UART_RX_TX_REG_TX_FREE_MASK 0x1
|
|
#define UART_RX_TX_REG_TX_FREE(V) ((V & UART_RX_TX_REG_TX_FREE_MASK) << UART_RX_TX_REG_TX_FREE_OFFS)
|
|
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_ENABLE_OFFS 0
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_ENABLE_MASK 0x1
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_ENABLE(V) ((V & UART_INT_CTRL_REG_WRITE_INTR_ENABLE_MASK) << UART_INT_CTRL_REG_WRITE_INTR_ENABLE_OFFS)
|
|
|
|
#define UART_INT_CTRL_REG_READ_INTR_ENABLE_OFFS 1
|
|
#define UART_INT_CTRL_REG_READ_INTR_ENABLE_MASK 0x1
|
|
#define UART_INT_CTRL_REG_READ_INTR_ENABLE(V) ((V & UART_INT_CTRL_REG_READ_INTR_ENABLE_MASK) << UART_INT_CTRL_REG_READ_INTR_ENABLE_OFFS)
|
|
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_PEND_OFFS 8
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_PEND_MASK 0x1
|
|
#define UART_INT_CTRL_REG_WRITE_INTR_PEND(V) ((V & UART_INT_CTRL_REG_WRITE_INTR_PEND_MASK) << UART_INT_CTRL_REG_WRITE_INTR_PEND_OFFS)
|
|
|
|
#define UART_INT_CTRL_REG_READ_INTR_PEND_OFFS 9
|
|
#define UART_INT_CTRL_REG_READ_INTR_PEND_MASK 0x1
|
|
#define UART_INT_CTRL_REG_READ_INTR_PEND(V) ((V & UART_INT_CTRL_REG_READ_INTR_PEND_MASK) << UART_INT_CTRL_REG_READ_INTR_PEND_OFFS)
|
|
|
|
#define UART_CLK_DIVIDER_REG_OFFS 0
|
|
#define UART_CLK_DIVIDER_REG_MASK 0xfffff
|
|
#define UART_CLK_DIVIDER_REG(V) ((V & UART_CLK_DIVIDER_REG_MASK) << UART_CLK_DIVIDER_REG_OFFS)
|
|
|
|
#define UART_FRAME_CONFIG_REG_DATA_LENGHT_OFFS 0
|
|
#define UART_FRAME_CONFIG_REG_DATA_LENGHT_MASK 0x7
|
|
#define UART_FRAME_CONFIG_REG_DATA_LENGHT(V) ((V & UART_FRAME_CONFIG_REG_DATA_LENGHT_MASK) << UART_FRAME_CONFIG_REG_DATA_LENGHT_OFFS)
|
|
|
|
#define UART_FRAME_CONFIG_REG_PARITY_OFFS 3
|
|
#define UART_FRAME_CONFIG_REG_PARITY_MASK 0x3
|
|
#define UART_FRAME_CONFIG_REG_PARITY(V) ((V & UART_FRAME_CONFIG_REG_PARITY_MASK) << UART_FRAME_CONFIG_REG_PARITY_OFFS)
|
|
|
|
#define UART_FRAME_CONFIG_REG_STOP_BIT_OFFS 5
|
|
#define UART_FRAME_CONFIG_REG_STOP_BIT_MASK 0x1
|
|
#define UART_FRAME_CONFIG_REG_STOP_BIT(V) ((V & UART_FRAME_CONFIG_REG_STOP_BIT_MASK) << UART_FRAME_CONFIG_REG_STOP_BIT_OFFS)
|
|
|
|
#define UART_STATUS_REG_READ_ERROR_OFFS 0
|
|
#define UART_STATUS_REG_READ_ERROR_MASK 0x1
|
|
#define UART_STATUS_REG_READ_ERROR(V) ((V & UART_STATUS_REG_READ_ERROR_MASK) << UART_STATUS_REG_READ_ERROR_OFFS)
|
|
|
|
#define UART_STATUS_REG_STALL_OFFS 1
|
|
#define UART_STATUS_REG_STALL_MASK 0x1
|
|
#define UART_STATUS_REG_STALL(V) ((V & UART_STATUS_REG_STALL_MASK) << UART_STATUS_REG_STALL_OFFS)
|
|
|
|
#define UART_STATUS_REG_BREAK_OFFS 8
|
|
#define UART_STATUS_REG_BREAK_MASK 0x1
|
|
#define UART_STATUS_REG_BREAK(V) ((V & UART_STATUS_REG_BREAK_MASK) << UART_STATUS_REG_BREAK_OFFS)
|
|
|
|
#define UART_STATUS_REG_BREAK_DETECTED_OFFS 9
|
|
#define UART_STATUS_REG_BREAK_DETECTED_MASK 0x1
|
|
#define UART_STATUS_REG_BREAK_DETECTED(V) ((V & UART_STATUS_REG_BREAK_DETECTED_MASK) << UART_STATUS_REG_BREAK_DETECTED_OFFS)
|
|
|
|
#define UART_STATUS_REG_SET_BREAK_OFFS 10
|
|
#define UART_STATUS_REG_SET_BREAK_MASK 0x1
|
|
#define UART_STATUS_REG_SET_BREAK(V) ((V & UART_STATUS_REG_SET_BREAK_MASK) << UART_STATUS_REG_SET_BREAK_OFFS)
|
|
|
|
#define UART_STATUS_REG_CLEAR_BREAK_OFFS 11
|
|
#define UART_STATUS_REG_CLEAR_BREAK_MASK 0x1
|
|
#define UART_STATUS_REG_CLEAR_BREAK(V) ((V & UART_STATUS_REG_CLEAR_BREAK_MASK) << UART_STATUS_REG_CLEAR_BREAK_OFFS)
|
|
|
|
//UART_RX_TX_REG
|
|
inline uint32_t get_uart_rx_tx_reg(volatile apb3uart_t* reg){
|
|
return reg->RX_TX_REG;
|
|
}
|
|
inline void set_uart_rx_tx_reg(volatile apb3uart_t* reg, uint32_t value){
|
|
reg->RX_TX_REG = value;
|
|
}
|
|
inline uint32_t get_uart_rx_tx_reg_data(volatile apb3uart_t* reg){
|
|
return (reg->RX_TX_REG >> 0) & 0xff;
|
|
}
|
|
inline void set_uart_rx_tx_reg_data(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->RX_TX_REG = (reg->RX_TX_REG & ~(0xffU << 0)) | (value << 0);
|
|
}
|
|
inline uint32_t get_uart_rx_tx_reg_rx_avail(volatile apb3uart_t* reg){
|
|
return (reg->RX_TX_REG >> 14) & 0x1;
|
|
}
|
|
inline uint32_t get_uart_rx_tx_reg_tx_free(volatile apb3uart_t* reg){
|
|
return (reg->RX_TX_REG >> 15) & 0x1;
|
|
}
|
|
|
|
//UART_INT_CTRL_REG
|
|
inline uint32_t get_uart_int_ctrl_reg(volatile apb3uart_t* reg){
|
|
return reg->INT_CTRL_REG;
|
|
}
|
|
inline void set_uart_int_ctrl_reg(volatile apb3uart_t* reg, uint32_t value){
|
|
reg->INT_CTRL_REG = value;
|
|
}
|
|
inline uint32_t get_uart_int_ctrl_reg_write_intr_enable(volatile apb3uart_t* reg){
|
|
return (reg->INT_CTRL_REG >> 0) & 0x1;
|
|
}
|
|
inline void set_uart_int_ctrl_reg_write_intr_enable(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->INT_CTRL_REG = (reg->INT_CTRL_REG & ~(0x1U << 0)) | (value << 0);
|
|
}
|
|
inline uint32_t get_uart_int_ctrl_reg_read_intr_enable(volatile apb3uart_t* reg){
|
|
return (reg->INT_CTRL_REG >> 1) & 0x1;
|
|
}
|
|
inline void set_uart_int_ctrl_reg_read_intr_enable(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->INT_CTRL_REG = (reg->INT_CTRL_REG & ~(0x1U << 1)) | (value << 1);
|
|
}
|
|
inline uint32_t get_uart_int_ctrl_reg_write_intr_pend(volatile apb3uart_t* reg){
|
|
return (reg->INT_CTRL_REG >> 8) & 0x1;
|
|
}
|
|
inline uint32_t get_uart_int_ctrl_reg_read_intr_pend(volatile apb3uart_t* reg){
|
|
return (reg->INT_CTRL_REG >> 9) & 0x1;
|
|
}
|
|
|
|
//UART_CLK_DIVIDER_REG
|
|
inline uint32_t get_uart_clk_divider_reg(volatile apb3uart_t* reg){
|
|
return (reg->CLK_DIVIDER_REG >> 0) & 0xfffff;
|
|
}
|
|
inline void set_uart_clk_divider_reg(volatile apb3uart_t* reg, uint32_t value){
|
|
reg->CLK_DIVIDER_REG = (reg->CLK_DIVIDER_REG & ~(0xfffffU << 0)) | (value << 0);
|
|
}
|
|
|
|
//UART_FRAME_CONFIG_REG
|
|
inline uint32_t get_uart_frame_config_reg(volatile apb3uart_t* reg){
|
|
return reg->FRAME_CONFIG_REG;
|
|
}
|
|
inline void set_uart_frame_config_reg(volatile apb3uart_t* reg, uint32_t value){
|
|
reg->FRAME_CONFIG_REG = value;
|
|
}
|
|
inline uint32_t get_uart_frame_config_reg_data_lenght(volatile apb3uart_t* reg){
|
|
return (reg->FRAME_CONFIG_REG >> 0) & 0x7;
|
|
}
|
|
inline void set_uart_frame_config_reg_data_lenght(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->FRAME_CONFIG_REG = (reg->FRAME_CONFIG_REG & ~(0x7U << 0)) | (value << 0);
|
|
}
|
|
inline uint32_t get_uart_frame_config_reg_parity(volatile apb3uart_t* reg){
|
|
return (reg->FRAME_CONFIG_REG >> 3) & 0x3;
|
|
}
|
|
inline void set_uart_frame_config_reg_parity(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->FRAME_CONFIG_REG = (reg->FRAME_CONFIG_REG & ~(0x3U << 3)) | (value << 3);
|
|
}
|
|
inline uint32_t get_uart_frame_config_reg_stop_bit(volatile apb3uart_t* reg){
|
|
return (reg->FRAME_CONFIG_REG >> 5) & 0x1;
|
|
}
|
|
inline void set_uart_frame_config_reg_stop_bit(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->FRAME_CONFIG_REG = (reg->FRAME_CONFIG_REG & ~(0x1U << 5)) | (value << 5);
|
|
}
|
|
|
|
//UART_STATUS_REG
|
|
inline uint32_t get_uart_status_reg(volatile apb3uart_t* reg){
|
|
return reg->STATUS_REG;
|
|
}
|
|
inline void set_uart_status_reg(volatile apb3uart_t* reg, uint32_t value){
|
|
reg->STATUS_REG = value;
|
|
}
|
|
inline uint32_t get_uart_status_reg_read_error(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 0) & 0x1;
|
|
}
|
|
inline uint32_t get_uart_status_reg_stall(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 1) & 0x1;
|
|
}
|
|
inline uint32_t get_uart_status_reg_break(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 8) & 0x1;
|
|
}
|
|
inline uint32_t get_uart_status_reg_break_detected(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 9) & 0x1;
|
|
}
|
|
inline void set_uart_status_reg_break_detected(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->STATUS_REG = (reg->STATUS_REG & ~(0x1U << 9)) | (value << 9);
|
|
}
|
|
inline uint32_t get_uart_status_reg_set_break(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 10) & 0x1;
|
|
}
|
|
inline void set_uart_status_reg_set_break(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->STATUS_REG = (reg->STATUS_REG & ~(0x1U << 10)) | (value << 10);
|
|
}
|
|
inline uint32_t get_uart_status_reg_clear_break(volatile apb3uart_t* reg){
|
|
return (reg->STATUS_REG >> 11) & 0x1;
|
|
}
|
|
inline void set_uart_status_reg_clear_break(volatile apb3uart_t* reg, uint8_t value){
|
|
reg->STATUS_REG = (reg->STATUS_REG & ~(0x1U << 11)) | (value << 11);
|
|
}
|
|
|
|
#endif /* _BSP_APB3UART_H */ |