73 lines
2.6 KiB
C
73 lines
2.6 KiB
C
|
/*
|
||
|
* Copyright (c) 2023 - 2024 MINRES Technologies GmbH
|
||
|
*
|
||
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
*
|
||
|
* Generated at 2024-02-19 14:24:37 UTC
|
||
|
* by peakrdl_mnrs version 1.2.2
|
||
|
*/
|
||
|
|
||
|
#ifndef _BSP_APB3TIMER_H
|
||
|
#define _BSP_APB3TIMER_H
|
||
|
|
||
|
#include <stdint.h>
|
||
|
|
||
|
typedef struct __attribute((__packed__)) {
|
||
|
volatile uint32_t PRESCALER;
|
||
|
volatile uint32_t T0_CTRL;
|
||
|
volatile uint32_t T0_OVERFLOW;
|
||
|
volatile uint32_t T0_VALUE;
|
||
|
volatile uint32_t T1_CTRL;
|
||
|
volatile uint32_t T1_OVERFLOW;
|
||
|
volatile uint32_t T1_VALUE;
|
||
|
}apb3timer_t;
|
||
|
|
||
|
inline uint32_t get_timer_prescaler(volatile apb3timer_t *reg){
|
||
|
return (reg->PRESCALER >> 0) & 0xffff;
|
||
|
}
|
||
|
inline void set_timer_prescaler(volatile apb3timer_t *reg, uint16_t value){
|
||
|
reg->PRESCALER = (reg->PRESCALER & ~(0xffffU << 0)) | (value << 0);
|
||
|
}
|
||
|
inline uint32_t get_timer_t0_ctrl_enable(volatile apb3timer_t *reg){
|
||
|
return (reg->T0_CTRL >> 0) & 0x7;
|
||
|
}
|
||
|
inline void set_timer_t0_ctrl_enable(volatile apb3timer_t *reg, uint8_t value){
|
||
|
reg->T0_CTRL = (reg->T0_CTRL & ~(0x7U << 0)) | (value << 0);
|
||
|
}
|
||
|
inline uint32_t get_timer_t0_ctrl_clear(volatile apb3timer_t *reg){
|
||
|
return (reg->T0_CTRL >> 3) & 0x3;
|
||
|
}
|
||
|
inline void set_timer_t0_ctrl_clear(volatile apb3timer_t *reg, uint8_t value){
|
||
|
reg->T0_CTRL = (reg->T0_CTRL & ~(0x3U << 3)) | (value << 3);
|
||
|
}
|
||
|
inline uint32_t get_timer_t0_overflow(volatile apb3timer_t *reg){
|
||
|
return (reg->T0_OVERFLOW >> 0) & 0xffffffff;
|
||
|
}
|
||
|
inline void set_timer_t0_overflow(volatile apb3timer_t *reg, uint32_t value){
|
||
|
reg->T0_OVERFLOW = (reg->T0_OVERFLOW & ~(0xffffffffU << 0)) | (value << 0);
|
||
|
}
|
||
|
inline uint32_t get_timer_t0_value(volatile apb3timer_t *reg){
|
||
|
return (reg->T0_VALUE >> 0) & 0xffffffff;
|
||
|
}
|
||
|
inline uint32_t get_timer_t1_ctrl_enable(volatile apb3timer_t *reg){
|
||
|
return (reg->T1_CTRL >> 0) & 0x7;
|
||
|
}
|
||
|
inline void set_timer_t1_ctrl_enable(volatile apb3timer_t *reg, uint8_t value){
|
||
|
reg->T1_CTRL = (reg->T1_CTRL & ~(0x7U << 0)) | (value << 0);
|
||
|
}
|
||
|
inline uint32_t get_timer_t1_ctrl_clear(volatile apb3timer_t *reg){
|
||
|
return (reg->T1_CTRL >> 3) & 0x3;
|
||
|
}
|
||
|
inline void set_timer_t1_ctrl_clear(volatile apb3timer_t *reg, uint8_t value){
|
||
|
reg->T1_CTRL = (reg->T1_CTRL & ~(0x3U << 3)) | (value << 3);
|
||
|
}
|
||
|
inline uint32_t get_timer_t1_overflow(volatile apb3timer_t *reg){
|
||
|
return (reg->T1_OVERFLOW >> 0) & 0xffffffff;
|
||
|
}
|
||
|
inline void set_timer_t1_overflow(volatile apb3timer_t *reg, uint32_t value){
|
||
|
reg->T1_OVERFLOW = (reg->T1_OVERFLOW & ~(0xffffffffU << 0)) | (value << 0);
|
||
|
}
|
||
|
inline uint32_t get_timer_t1_value(volatile apb3timer_t *reg){
|
||
|
return (reg->T1_VALUE >> 0) & 0xffffffff;
|
||
|
}
|
||
|
#endif /* _BSP_APB3TIMER_H */
|