fixes wrone use of bsp in coremark
This commit is contained in:
parent
d5c672c288
commit
6d33d0b066
|
@ -16,7 +16,7 @@ limitations under the License.
|
||||||
|
|
||||||
#include <coremark.h>
|
#include <coremark.h>
|
||||||
#include <stdarg.h>
|
#include <stdarg.h>
|
||||||
#include "../../../bare-metal-bsp/libwrap/sys/puts.c"
|
#include "../../../bare-metal-bsp/libwrap/sys/write.c"
|
||||||
|
|
||||||
#define ZEROPAD (1 << 0) /* Pad with zero */
|
#define ZEROPAD (1 << 0) /* Pad with zero */
|
||||||
#define SIGN (1 << 1) /* Unsigned/signed long */
|
#define SIGN (1 << 1) /* Unsigned/signed long */
|
||||||
|
@ -660,23 +660,10 @@ ee_vsprintf(char *buf, const char *fmt, va_list args)
|
||||||
return str - buf;
|
return str - buf;
|
||||||
}
|
}
|
||||||
|
|
||||||
#define UART0_BASE_ADDR 0xffff0000ULL
|
|
||||||
|
|
||||||
#define UART_REG_TXFIFO 0x00
|
|
||||||
#define UART_REG_RXFIFO 0x04
|
|
||||||
#define UART_REG_TXCTRL 0x08
|
|
||||||
#define UART_REG_RXCTRL 0x0c
|
|
||||||
#define UART_REG_IE 0x10
|
|
||||||
#define UART_REG_IP 0x14
|
|
||||||
#define UART_REG_DIV 0x18
|
|
||||||
#define UART_TXEN 0x1
|
|
||||||
|
|
||||||
#define UART0_REG(ADDR) *((ee_u32*) (UART0_BASE_ADDR + ADDR))
|
|
||||||
|
|
||||||
void
|
void
|
||||||
uart_send_char(char c)
|
uart_send_char(char c)
|
||||||
{
|
{
|
||||||
__wrap_puts(c);
|
write(STDOUT_FILENO, &c, 1);
|
||||||
}
|
}
|
||||||
|
|
||||||
int
|
int
|
||||||
|
|
Loading…
Reference in New Issue