278 lines
8.2 KiB
C++
278 lines
8.2 KiB
C++
/*******************************************************************************
|
|
* Copyright (C) 2017 - 2021 MINRES Technologies GmbH
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
*******************************************************************************/
|
|
|
|
#ifndef _TGC_C_H_
|
|
#define _TGC_C_H_
|
|
|
|
#include <array>
|
|
#include <iss/arch/traits.h>
|
|
#include <iss/arch_if.h>
|
|
#include <iss/vm_if.h>
|
|
|
|
namespace iss {
|
|
namespace arch {
|
|
|
|
struct tgc_c;
|
|
|
|
template <> struct traits<tgc_c> {
|
|
|
|
constexpr static char const* const core_type = "TGC_C";
|
|
|
|
static constexpr std::array<const char*, 36> reg_names{
|
|
{"X0", "X1", "X2", "X3", "X4", "X5", "X6", "X7", "X8", "X9", "X10", "X11", "X12", "X13", "X14", "X15", "X16", "X17", "X18", "X19", "X20", "X21", "X22", "X23", "X24", "X25", "X26", "X27", "X28", "X29", "X30", "X31", "PC", "NEXT_PC", "PRIV", "DPC"}};
|
|
|
|
static constexpr std::array<const char*, 36> reg_aliases{
|
|
{"ZERO", "RA", "SP", "GP", "TP", "T0", "T1", "T2", "S0", "S1", "A0", "A1", "A2", "A3", "A4", "A5", "A6", "A7", "S2", "S3", "S4", "S5", "S6", "S7", "S8", "S9", "S10", "S11", "T3", "T4", "T5", "T6", "PC", "NEXT_PC", "PRIV", "DPC"}};
|
|
|
|
enum constants {MISA_VAL=0b01000000000000000001000100000100, MARCHID_VAL=0x80000003, XLEN=32, CSR_SIZE=4096, INSTR_ALIGNMENT=2, fence=0, fencei=1, fencevmal=2, fencevmau=3, MUL_LEN=64};
|
|
|
|
constexpr static unsigned FP_REGS_SIZE = 0;
|
|
|
|
enum reg_e {
|
|
X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, X20, X21, X22, X23, X24, X25, X26, X27, X28, X29, X30, X31, PC, NEXT_PC, PRIV, DPC, NUM_REGS,
|
|
TRAP_STATE=NUM_REGS,
|
|
PENDING_TRAP,
|
|
ICOUNT,
|
|
CYCLE,
|
|
INSTRET
|
|
};
|
|
|
|
using reg_t = uint32_t;
|
|
|
|
using addr_t = uint32_t;
|
|
|
|
using code_word_t = uint32_t; //TODO: check removal
|
|
|
|
using virt_addr_t = iss::typed_addr_t<iss::address_type::VIRTUAL>;
|
|
|
|
using phys_addr_t = iss::typed_addr_t<iss::address_type::PHYSICAL>;
|
|
|
|
static constexpr std::array<const uint32_t, 41> reg_bit_widths{
|
|
{32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,8,32,32,32,64,64,64}};
|
|
|
|
static constexpr std::array<const uint32_t, 41> reg_byte_offsets{
|
|
{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80,84,88,92,96,100,104,108,112,116,120,124,128,132,136,137,141,145,149,157,165}};
|
|
|
|
static const uint64_t addr_mask = (reg_t(1) << (XLEN - 1)) | ((reg_t(1) << (XLEN - 1)) - 1);
|
|
|
|
enum sreg_flag_e { FLAGS };
|
|
|
|
enum mem_type_e { MEM, CSR, FENCE, RES };
|
|
|
|
enum class opcode_e : unsigned short {
|
|
LUI = 0,
|
|
AUIPC = 1,
|
|
JAL = 2,
|
|
JALR = 3,
|
|
BEQ = 4,
|
|
BNE = 5,
|
|
BLT = 6,
|
|
BGE = 7,
|
|
BLTU = 8,
|
|
BGEU = 9,
|
|
LB = 10,
|
|
LH = 11,
|
|
LW = 12,
|
|
LBU = 13,
|
|
LHU = 14,
|
|
SB = 15,
|
|
SH = 16,
|
|
SW = 17,
|
|
ADDI = 18,
|
|
SLTI = 19,
|
|
SLTIU = 20,
|
|
XORI = 21,
|
|
ORI = 22,
|
|
ANDI = 23,
|
|
SLLI = 24,
|
|
SRLI = 25,
|
|
SRAI = 26,
|
|
ADD = 27,
|
|
SUB = 28,
|
|
SLL = 29,
|
|
SLT = 30,
|
|
SLTU = 31,
|
|
XOR = 32,
|
|
SRL = 33,
|
|
SRA = 34,
|
|
OR = 35,
|
|
AND = 36,
|
|
FENCE = 37,
|
|
ECALL = 38,
|
|
EBREAK = 39,
|
|
URET = 40,
|
|
SRET = 41,
|
|
MRET = 42,
|
|
WFI = 43,
|
|
DRET = 44,
|
|
CSRRW = 45,
|
|
CSRRS = 46,
|
|
CSRRC = 47,
|
|
CSRRWI = 48,
|
|
CSRRSI = 49,
|
|
CSRRCI = 50,
|
|
FENCE_I = 51,
|
|
MUL = 52,
|
|
MULH = 53,
|
|
MULHSU = 54,
|
|
MULHU = 55,
|
|
DIV = 56,
|
|
DIVU = 57,
|
|
REM = 58,
|
|
REMU = 59,
|
|
CADDI4SPN = 60,
|
|
CLW = 61,
|
|
CSW = 62,
|
|
CADDI = 63,
|
|
CNOP = 64,
|
|
CJAL = 65,
|
|
CLI = 66,
|
|
CLUI = 67,
|
|
CADDI16SP = 68,
|
|
__reserved_clui = 69,
|
|
CSRLI = 70,
|
|
CSRAI = 71,
|
|
CANDI = 72,
|
|
CSUB = 73,
|
|
CXOR = 74,
|
|
COR = 75,
|
|
CAND = 76,
|
|
CJ = 77,
|
|
CBEQZ = 78,
|
|
CBNEZ = 79,
|
|
CSLLI = 80,
|
|
CLWSP = 81,
|
|
CMV = 82,
|
|
CJR = 83,
|
|
__reserved_cmv = 84,
|
|
CADD = 85,
|
|
CJALR = 86,
|
|
CEBREAK = 87,
|
|
CSWSP = 88,
|
|
DII = 89,
|
|
MAX_OPCODE
|
|
};
|
|
};
|
|
|
|
struct tgc_c: public arch_if {
|
|
|
|
using virt_addr_t = typename traits<tgc_c>::virt_addr_t;
|
|
using phys_addr_t = typename traits<tgc_c>::phys_addr_t;
|
|
using reg_t = typename traits<tgc_c>::reg_t;
|
|
using addr_t = typename traits<tgc_c>::addr_t;
|
|
|
|
tgc_c();
|
|
~tgc_c();
|
|
|
|
void reset(uint64_t address=0) override;
|
|
|
|
uint8_t* get_regs_base_ptr() override;
|
|
|
|
inline uint64_t get_icount() { return reg.icount; }
|
|
|
|
inline bool should_stop() { return interrupt_sim; }
|
|
|
|
inline uint64_t stop_code() { return interrupt_sim; }
|
|
|
|
inline phys_addr_t v2p(const iss::addr_t& addr){
|
|
if (addr.space != traits<tgc_c>::MEM || addr.type == iss::address_type::PHYSICAL ||
|
|
addr_mode[static_cast<uint16_t>(addr.access)&0x3]==address_type::PHYSICAL) {
|
|
return phys_addr_t(addr.access, addr.space, addr.val&traits<tgc_c>::addr_mask);
|
|
} else
|
|
return virt2phys(addr);
|
|
}
|
|
|
|
virtual phys_addr_t virt2phys(const iss::addr_t& addr);
|
|
|
|
virtual iss::sync_type needed_sync() const { return iss::NO_SYNC; }
|
|
|
|
inline uint32_t get_last_branch() { return reg.last_branch; }
|
|
|
|
protected:
|
|
#pragma pack(push, 1)
|
|
struct TGC_C_regs {
|
|
uint32_t X0 = 0;
|
|
uint32_t X1 = 0;
|
|
uint32_t X2 = 0;
|
|
uint32_t X3 = 0;
|
|
uint32_t X4 = 0;
|
|
uint32_t X5 = 0;
|
|
uint32_t X6 = 0;
|
|
uint32_t X7 = 0;
|
|
uint32_t X8 = 0;
|
|
uint32_t X9 = 0;
|
|
uint32_t X10 = 0;
|
|
uint32_t X11 = 0;
|
|
uint32_t X12 = 0;
|
|
uint32_t X13 = 0;
|
|
uint32_t X14 = 0;
|
|
uint32_t X15 = 0;
|
|
uint32_t X16 = 0;
|
|
uint32_t X17 = 0;
|
|
uint32_t X18 = 0;
|
|
uint32_t X19 = 0;
|
|
uint32_t X20 = 0;
|
|
uint32_t X21 = 0;
|
|
uint32_t X22 = 0;
|
|
uint32_t X23 = 0;
|
|
uint32_t X24 = 0;
|
|
uint32_t X25 = 0;
|
|
uint32_t X26 = 0;
|
|
uint32_t X27 = 0;
|
|
uint32_t X28 = 0;
|
|
uint32_t X29 = 0;
|
|
uint32_t X30 = 0;
|
|
uint32_t X31 = 0;
|
|
uint32_t PC = 0;
|
|
uint32_t NEXT_PC = 0;
|
|
uint8_t PRIV = 0;
|
|
uint32_t DPC = 0;
|
|
uint32_t trap_state = 0, pending_trap = 0;
|
|
uint64_t icount = 0;
|
|
uint64_t cycle = 0;
|
|
uint64_t instret = 0;
|
|
uint32_t last_branch;
|
|
} reg;
|
|
#pragma pack(pop)
|
|
std::array<address_type, 4> addr_mode;
|
|
|
|
uint64_t interrupt_sim=0;
|
|
|
|
uint32_t get_fcsr(){return 0;}
|
|
void set_fcsr(uint32_t val){}
|
|
|
|
};
|
|
|
|
}
|
|
}
|
|
#endif /* _TGC_C_H_ */
|