51 lines
1.5 KiB
C++
51 lines
1.5 KiB
C++
/*******************************************************************************
|
|
* Copyright 2017 eyck@minres.com
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License"); you may not
|
|
* use this file except in compliance with the License. You may obtain a copy
|
|
* of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations under
|
|
* the License.
|
|
******************************************************************************/
|
|
|
|
#ifndef _UART_H_
|
|
#define _UART_H_
|
|
|
|
#include "scc/ext_attribute.h"
|
|
#include "scc/tlm_target.h"
|
|
|
|
namespace sysc {
|
|
|
|
class uart_regs;
|
|
class WsHandler;
|
|
|
|
class uart : public sc_core::sc_module, public scc::tlm_target<> {
|
|
public:
|
|
SC_HAS_PROCESS(uart);
|
|
sc_core::sc_in<sc_core::sc_time> clk_i;
|
|
sc_core::sc_in<bool> rst_i;
|
|
uart(sc_core::sc_module_name nm);
|
|
virtual ~uart() override;
|
|
|
|
scc::ext_attribute<bool> write_to_ws;
|
|
protected:
|
|
void clock_cb();
|
|
void reset_cb();
|
|
void transmit_data();
|
|
void before_end_of_elaboration();
|
|
sc_core::sc_time clk;
|
|
std::unique_ptr<uart_regs> regs;
|
|
std::vector<uint8_t> queue;
|
|
std::shared_ptr<sysc::WsHandler> handler;
|
|
};
|
|
|
|
} /* namespace sysc */
|
|
|
|
#endif /* _UART_H_ */
|