111 lines
6.3 KiB
C++
111 lines
6.3 KiB
C++
/*******************************************************************************
|
|
* Copyright (C) 2023 MINRES Technologies GmbH
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3. Neither the name of the copyright holder nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
*******************************************************************************/
|
|
|
|
// clang-format off
|
|
#include "iss_factory.h"
|
|
#include <iss/arch/tgc5c.h>
|
|
#include <iss/arch/riscv_hart_m_p.h>
|
|
#include <iss/arch/riscv_hart_mu_p.h>
|
|
#include "sc_core_adapter.h"
|
|
#include "core_complex.h"
|
|
#include <array>
|
|
// clang-format on
|
|
|
|
namespace iss {
|
|
namespace interp {
|
|
using namespace sysc;
|
|
volatile std::array<bool, 2> tgc_init = {
|
|
iss_factory::instance().register_creator("tgc5c|m_p|interp",
|
|
[](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_m_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
}),
|
|
iss_factory::instance().register_creator("tgc5c|mu_p|interp", [](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_mu_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
})};
|
|
} // namespace interp
|
|
#if defined(WITH_LLVM)
|
|
namespace llvm {
|
|
using namespace sysc;
|
|
volatile std::array<bool, 2> tgc_init = {
|
|
iss_factory::instance().register_creator("tgc5c|m_p|llvm",
|
|
[](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_m_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
}),
|
|
iss_factory::instance().register_creator("tgc5c|mu_p|llvm", [](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_mu_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
})};
|
|
} // namespace llvm
|
|
#endif
|
|
#if defined(WITH_TCC)
|
|
namespace tcc {
|
|
using namespace sysc;
|
|
volatile std::array<bool, 2> tgc_init = {
|
|
iss_factory::instance().register_creator("tgc5c|m_p|tcc",
|
|
[](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_m_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
}),
|
|
iss_factory::instance().register_creator("tgc5c|mu_p|tcc", [](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_mu_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
})};
|
|
} // namespace tcc
|
|
#endif
|
|
#if defined(WITH_ASMJIT)
|
|
namespace asmjit {
|
|
using namespace sysc;
|
|
volatile std::array<bool, 2> tgc_init = {
|
|
iss_factory::instance().register_creator("tgc5c|m_p|asmjit",
|
|
[](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_m_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
}),
|
|
iss_factory::instance().register_creator("tgc5c|mu_p|asmjit", [](unsigned gdb_port, void* data) -> iss_factory::base_t {
|
|
auto cc = reinterpret_cast<sysc::tgfs::core_complex*>(data);
|
|
auto* cpu = new sc_core_adapter<arch::riscv_hart_mu_p<arch::tgc5c>>(cc);
|
|
return {sysc::sc_cpu_ptr{cpu}, vm_ptr{create(static_cast<arch::tgc5c*>(cpu), gdb_port)}};
|
|
})};
|
|
} // namespace asmjit
|
|
#endif
|
|
} // namespace iss
|