DBT-RISE
/
DBT-RISE-TGC
11
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

updates TGC_C according to CoreDSL description update

This commit is contained in:
Eyck Jentzsch 2022-07-12 22:34:22 +02:00
parent 12ccfc055a
commit a53ee42e13
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/vm/interp/vm_tgc_c.cpp
View File

@ -2187,12 +2187,11 @@ typename vm_base<ARCH>::virt_addr_t vm_impl<ARCH>::execute_inst(finish_cond_e co
*NEXT_PC = *PC + 2;
// execute instruction
{
uint32_t offs = *(X+2) + uimm;
int32_t read_res = super::template read_mem<int32_t>(traits::MEM, offs);
if(rd % traits::RFS) {
int32_t read_res = super::template read_mem<int32_t>(traits::MEM, *(X+2) + uimm);
if(this->core.trap_state) goto TRAP_CLWSP;
int32_t res = read_res;
if(rd % traits::RFS) {
*(X+rd % traits::RFS) = res;
*(X+rd % traits::RFS) = (int32_t)res;
}
else {
raise(0, 2);