DBT-RISE/DBT-RISE-TGC
12
0
Fork 0
Code Issues 1 Pull Requests 1 Projects Releases Wiki Activity

adds whole register moves

Browse Source
This commit is contained in:
Eyck-Alexander Jentzsch
2025-02-21 18:22:49 +01:00
parent 877cad27ba
commit 221d2ee38c
3 changed files with 46 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
gen_input/templates/interp/CORENAME.cpp.gtl
View File

@ -664,6 +664,23 @@ if(vector != null) {%>
throw new std::runtime_error("Unsupported sew bit value");
}
}
void vector_compress(uint8_t* V, uint64_t vl, uint64_t vstart, softvector::vtype_t vtype, uint8_t vd, uint8_t vs2, uint8_t vs1, uint8_t sew_val){
switch(sew_val){
case 0b000:
return softvector::vector_compress<${vlen}, uint8_t>(V, vl, vstart, vtype, vd, vs2, vs1);
case 0b001:
return softvector::vector_compress<${vlen}, uint16_t>(V, vl, vstart, vtype, vd, vs2, vs1);
case 0b010:
return softvector::vector_compress<${vlen}, uint32_t>(V, vl, vstart, vtype, vd, vs2, vs1);
case 0b011:
return softvector::vector_compress<${vlen}, uint64_t>(V, vl, vstart, vtype, vd, vs2, vs1);
default:
throw new std::runtime_error("Unsupported sew bit value");
}
}
void vector_whole_move(uint8_t* V, uint8_t vd, uint8_t vs2, uint8_t count){
return softvector::vector_whole_move<${vlen}>(V, vd, vs2, count);
}
<%}%>
uint64_t fetch_count{0};
uint64_t tval{0};