14 lines
489 B
Plaintext
14 lines
489 B
Plaintext
|
import "CoreDSL-Instruction-Set-Description/RV32I.core_desc"
|
||
|
|
import "CoreDSL-Instruction-Set-Description/RVM.core_desc"
|
||
|
|
import "CoreDSL-Instruction-Set-Description/RVC.core_desc"
|
||
|
|
|
||
|
|
Core TGC_D provides RV32I, RV32M, RV32IC {
|
||
|
|
architectural_state {
|
||
|
|
unsigned XLEN=32;
|
||
|
|
unsigned PCLEN=32;
|
||
|
|
// definitions for the architecture wrapper
|
||
|
|
// XL ZYXWVUTSRQPONMLKJIHGFEDCBA
|
||
|
|
unsigned MISA_VAL = 0b01000000000000000001000100000100;
|
||
|
|
}
|
||
|
|
}
|