DBT-RISE-TGC/riscv.sc/incl/sysc/SiFive/uart.h

48 lines
1.4 KiB
C
Raw Normal View History

/*******************************************************************************
* Copyright 2017 eyck@minres.com
2017-09-22 11:23:23 +02:00
*
* Licensed under the Apache License, Version 2.0 (the "License"); you may not
* use this file except in compliance with the License. You may obtain a copy
* of the License at
2017-09-22 11:23:23 +02:00
*
* http://www.apache.org/licenses/LICENSE-2.0
2017-09-22 11:23:23 +02:00
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations under
* the License.
******************************************************************************/
#ifndef _UART_H_
#define _UART_H_
#include "scc/tlm_target.h"
namespace sysc {
class uart_regs;
class WsHandler;
class uart : public sc_core::sc_module, public scc::tlm_target<> {
public:
SC_HAS_PROCESS(uart);
sc_core::sc_in<sc_core::sc_time> clk_i;
2017-09-22 11:23:23 +02:00
sc_core::sc_in<bool> rst_i;
uart(sc_core::sc_module_name nm);
2017-09-22 20:09:29 +02:00
virtual ~uart() override;
2017-09-22 11:23:23 +02:00
protected:
void clock_cb();
void reset_cb();
2017-10-04 10:31:11 +02:00
void transmit_data();
sc_core::sc_time clk;
std::unique_ptr<uart_regs> regs;
2017-10-04 10:31:11 +02:00
std::vector<uint8_t> queue;
std::shared_ptr<sysc::WsHandler> handler;
};
} /* namespace sysc */
#endif /* _UART_H_ */