Eyck Jentzsch a973f43fe6 Fixed code generation to use sc_register_indexed for register arrays

2017-09-20 22:36:20 +02:00

..

converter

Iniital checkin

2017-09-12 12:48:21 +02:00

formatting

Iniital checkin

2017-09-12 12:48:21 +02:00

generator

Fixed code generation to use sc_register_indexed for register arrays

2017-09-20 22:36:20 +02:00

messages

Iniital checkin

2017-09-12 12:48:21 +02:00

preferences

ensure string consistency

2017-09-19 21:50:42 +02:00

scoping

Changed grammar and added code generator

2017-09-19 18:08:17 +02:00

validation

Iniital checkin

2017-09-12 12:48:21 +02:00

GenerateRDL.mwe2

Changed grammar and added code generator

2017-09-19 18:08:17 +02:00

IntegerWithRadix.java

Iniital checkin

2017-09-12 12:48:21 +02:00

RDL.xtext

Changed grammar and added code generator

2017-09-19 18:08:17 +02:00

RDLRuntimeModule.xtend

Iniital checkin

2017-09-12 12:48:21 +02:00

RDLStandaloneSetup.xtend

Iniital checkin

2017-09-12 12:48:21 +02:00